A Full Hardware Real-Time Ray-Tracer
☆114Nov 16, 2025Updated 4 months ago
Alternatives and similar repositories for rt
Users that are interested in rt are comparing it to the libraries listed below
Sorting:
- MR1 formally verified RISC-V CPU☆58Dec 16, 2018Updated 7 years ago
- Pano Logic G2 Reverse Engineering Project☆150May 13, 2021Updated 4 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆16Dec 12, 2020Updated 5 years ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- Isle FPGA Computer☆75Mar 14, 2026Updated last week
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- Flashing Pano Logic thin clients without a programmer☆42May 20, 2022Updated 3 years ago
- Doom classic port to lightweight RISC‑V☆106Jul 25, 2022Updated 3 years ago
- Graphics demos☆111Mar 22, 2024Updated last year
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- Website documenting a hardware project from the 1990s.☆78Mar 20, 2023Updated 3 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- FPGA accelerated ray tracer, implemented in C++ and HLS☆29May 10, 2016Updated 9 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Apr 2, 2024Updated last year
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆297Nov 21, 2020Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆158Mar 22, 2025Updated 11 months ago
- A dedicated graphical processor for ray tracing☆22Jun 7, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Example Verilog code for Ulx3s☆42May 5, 2022Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago
- Compiler for PDP-11, written in Python☆24Jan 18, 2024Updated 2 years ago
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 4 years ago
- Designing Video Game Hardware in Verilog☆27Jan 5, 2020Updated 6 years ago
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated last month
- Minimal & malleable language for symbiotic end-user programming☆34Mar 7, 2026Updated 2 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago