A Full Hardware Real-Time Ray-Tracer
☆112Nov 16, 2025Updated 3 months ago
Alternatives and similar repositories for rt
Users that are interested in rt are comparing it to the libraries listed below
Sorting:
- MR1 formally verified RISC-V CPU☆57Dec 16, 2018Updated 7 years ago
- Isle FPGA Computer☆71Feb 20, 2026Updated last week
- Graphics demos☆111Mar 22, 2024Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆16Dec 12, 2020Updated 5 years ago
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- Pano Logic G2 Reverse Engineering Project☆148May 13, 2021Updated 4 years ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- OpenCL based volume renderer for scalar fields.☆10Oct 27, 2023Updated 2 years ago
- Website documenting a hardware project from the 1990s.☆78Mar 20, 2023Updated 2 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆295Nov 21, 2020Updated 5 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆156Mar 22, 2025Updated 11 months ago
- Flashing Pano Logic thin clients without a programmer☆42May 20, 2022Updated 3 years ago
- Compiler for PDP-11, written in Python☆24Jan 18, 2024Updated 2 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Apr 2, 2024Updated last year
- A Forth J1 emulator in C☆13Nov 25, 2025Updated 3 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 4 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- Scripts to automate building linux images for my emulator riscv_em☆16Oct 24, 2023Updated 2 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Oct 11, 2020Updated 5 years ago
- Designing Video Game Hardware in Verilog☆27Jan 5, 2020Updated 6 years ago
- FPGA implementation of Atari's Gauntlet arcade game☆84Apr 25, 2025Updated 10 months ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- Synthesizable Uxn CPU☆17Jul 14, 2022Updated 3 years ago
- uckermit: μC‑Kermit (μCKermit, micro‑C‑Kermit, microkermit) is a minimalistic Kermit implementation for small, embedded, or resource cons…☆20Nov 28, 2025Updated 3 months ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Nov 7, 2024Updated last year
- FPGA accelerated ray tracer, implemented in C++ and HLS☆29May 10, 2016Updated 9 years ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆409Mar 22, 2024Updated last year
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago