googleinterns / hw-fuzzing
☆71Updated last year
Related projects: ⓘ
- ☆71Updated 3 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆95Updated 2 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆52Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆15Updated 2 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆51Updated last month
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆21Updated 8 months ago
- Code repository for Coppelia tool☆20Updated 3 years ago
- ☆18Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆16Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 4 years ago
- ☆16Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆24Updated 4 years ago
- Reload+Refresh PoC☆13Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆18Updated last month
- ☆18Updated 10 months ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆41Updated last year
- HW interface for memory caches☆26Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆57Updated 4 years ago
- ☆43Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)