googleinterns / hw-fuzzingLinks
☆87Updated 3 years ago
Alternatives and similar repositories for hw-fuzzing
Users that are interested in hw-fuzzing are comparing it to the libraries listed below
Sorting:
- ☆101Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆50Updated 9 months ago
- ☆25Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆77Updated 2 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆65Updated 7 months ago
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Updated 11 months ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Updated 4 years ago
- ☆17Updated 4 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆138Updated last year
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Updated 5 years ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 5 months ago
- Simple passes for CFG and DFG analysis☆44Updated 6 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18Updated 5 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆23Updated 6 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Updated 6 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- ☆36Updated 6 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Updated 2 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33Updated 10 months ago
- A flush-reload side channel attack implementation☆56Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Updated 7 months ago
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- Hardware-assisted Data-flow Isolation☆29Updated 8 years ago
- generating DFG and CFG from source code (using LLVM ) or from binary (using LLVM and Mcsema) 二进制或者源码转CGF& DFG☆42Updated 6 years ago
- ☆22Updated 5 years ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆41Updated 3 years ago