googleinterns / hw-fuzzingLinks
☆85Updated 2 years ago
Alternatives and similar repositories for hw-fuzzing
Users that are interested in hw-fuzzing are comparing it to the libraries listed below
Sorting:
- ☆88Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 3 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆107Updated 3 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆29Updated 2 months ago
- ☆25Updated 2 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated last month
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 3 weeks ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆20Updated 5 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆129Updated 10 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- ☆16Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- ☆22Updated 4 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Reload+Refresh PoC☆15Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- Simple passes for CFG and DFG analysis☆44Updated 6 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆52Updated 5 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆41Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- ☆45Updated 6 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago