googleinterns / hw-fuzzing
☆80Updated 2 years ago
Alternatives and similar repositories for hw-fuzzing:
Users that are interested in hw-fuzzing are comparing it to the libraries listed below
- ☆80Updated 9 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆103Updated 2 years ago
- ☆23Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆60Updated 7 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆56Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆20Updated 3 weeks ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated 2 years ago
- ☆15Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆14Updated 3 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 5 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆123Updated 6 months ago
- HW interface for memory caches☆26Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆18Updated last month
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆54Updated last month
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- Simple passes for CFG and DFG analysis☆42Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago