compsec-snu / difuzz-rtl
☆80Updated 8 months ago
Alternatives and similar repositories for difuzz-rtl:
Users that are interested in difuzz-rtl are comparing it to the libraries listed below
- ☆21Updated last year
- ☆81Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆102Updated 2 years ago
- Simple passes for CFG and DFG analysis☆42Updated 5 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆58Updated 6 months ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆56Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆20Updated this week
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- ☆22Updated 4 years ago
- ☆15Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆122Updated 5 months ago
- ☆19Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆11Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- Reload+Refresh PoC☆14Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated last year
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- ☆18Updated 2 years ago
- Hardware-assisted Data-flow Isolation☆27Updated 7 years ago
- llvm Data Flow Graph dump☆37Updated 3 years ago
- HW interface for memory caches☆26Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 4 months ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago