LucaMozzo / SpikingNeuralNetwork
An efficient implementation of a stochastic Spiking Neural Network for handwrittend digits recognition
☆10Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for SpikingNeuralNetwork
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆15Updated last year
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 4 years ago
- Accelerating DNN inference and training on Zynq☆14Updated 4 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆39Updated 4 years ago
- ☆35Updated 5 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- TBNv2: Convolutional Neural Network With Ternary Inputs and Binary Weights☆16Updated 4 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆10Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 2 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆26Updated 9 years ago
- ☆13Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆17Updated last year
- ☆30Updated 4 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆13Updated 7 months ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆30Updated 6 years ago
- Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support☆86Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆19Updated 7 years ago
- ☆19Updated 2 years ago
- ☆23Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆30Updated this week
- HLS implemented systolic array structure☆41Updated 7 years ago
- Supporting Vector Machine Classsfications Using High-Level Synthesis☆7Updated 6 years ago