ChFrenkel / ReckOnLinks
ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.
☆86Updated 3 years ago
Alternatives and similar repositories for ReckOn
Users that are interested in ReckOn are comparing it to the libraries listed below
Sorting:
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆193Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆179Updated last year
- Spiking Neural Network RTL Implementation☆60Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆60Updated 4 years ago
- ☆48Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- I will share some useful or interesting papers about neuromorphic processor☆27Updated 7 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- Fully opensource spiking neural network accelerator☆154Updated 2 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆80Updated 2 months ago
- ☆17Updated 4 years ago
- FPGA Design of a Spiking Neural Network.☆42Updated last year
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆56Updated last year
- A Simulation Framework for Memristive Deep Learning Systems☆163Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 6 months ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆18Updated 5 years ago
- ☆19Updated 4 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated 11 months ago
- SNN on FPGA☆11Updated 3 years ago
- ☆92Updated 5 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆212Updated 3 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆172Updated 5 months ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago