ChFrenkel / ReckOnLinks
ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.
☆85Updated 3 years ago
Alternatives and similar repositories for ReckOn
Users that are interested in ReckOn are comparing it to the libraries listed below
Sorting:
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆174Updated last year
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆186Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆60Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- ☆47Updated last year
- Spiking Neural Network RTL Implementation☆58Updated 4 years ago
- I will share some useful or interesting papers about neuromorphic processor☆25Updated 5 months ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- ☆17Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆74Updated 2 weeks ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆50Updated last year
- Fully opensource spiking neural network accelerator☆152Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- FPGA Design of a Spiking Neural Network.☆41Updated last year
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- ☆19Updated 4 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated 9 months ago
- ☆25Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 6 years ago
- ☆90Updated 5 years ago
- From Pytorch model to C++ for Vitis HLS☆17Updated last week
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆33Updated 5 months ago
- A Simulation Framework for Memristive Deep Learning Systems☆157Updated last year
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆14Updated last year
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆13Updated last year
- SNN on FPGA☆10Updated 3 years ago