ChFrenkel / ReckOn
ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.
☆81Updated 3 years ago
Alternatives and similar repositories for ReckOn:
Users that are interested in ReckOn are comparing it to the libraries listed below
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆174Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆54Updated 3 years ago
- Spiking Neural Network RTL Implementation☆51Updated 3 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- I will share some useful or interesting papers about neuromorphic processor☆20Updated 2 weeks ago
- ☆44Updated last year
- ☆17Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆155Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆54Updated last year
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆27Updated 4 months ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- ☆24Updated 2 years ago
- Fully opensource spiking neural network accelerator☆137Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆136Updated last year
- FPGA Design of a Spiking Neural Network.☆35Updated 9 months ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）☆18Updated 5 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆41Updated 11 months ago
- ☆87Updated 4 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆43Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆15Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- Stochastic Computing for Deep Neural Networks☆30Updated 4 years ago