ChFrenkel / ReckOnLinks
ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.
☆85Updated 3 years ago
Alternatives and similar repositories for ReckOn
Users that are interested in ReckOn are comparing it to the libraries listed below
Sorting:
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆191Updated 6 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆177Updated last year
- Spiking Neural Network RTL Implementation☆59Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- ☆48Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- FPGA Design of a Spiking Neural Network.☆42Updated last year
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆77Updated 2 months ago
- I will share some useful or interesting papers about neuromorphic processor☆26Updated 6 months ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- ☆19Updated 4 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆53Updated last year
- Fully opensource spiking neural network accelerator☆154Updated 2 years ago
- ☆17Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- ☆91Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- ☆26Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 5 months ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated 11 months ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- SNN on FPGA☆10Updated 3 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆35Updated 3 weeks ago
- A Simulation Framework for Memristive Deep Learning Systems☆160Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆160Updated last year