clancylea / SNN-simulator-NEST_14.0-xilinx_FPGA_clusterLinks
A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）
☆17Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-NEST_14.0-xilinx_FPGA_cluster
Users that are interested in SNN-simulator-NEST_14.0-xilinx_FPGA_cluster are comparing it to the libraries listed below
Sorting:
- ☆94Updated 5 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆201Updated 6 years ago
- Spiking Neural Network RTL Implementation☆62Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆89Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆71Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- ☆17Updated 4 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆84Updated 4 months ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- HLS code for a BNN accelerator☆17Updated 7 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 7 months ago
- I will share some useful or interesting papers about neuromorphic processor☆27Updated 8 months ago
- CrossSim: accuracy simulation of analog in-memory computing☆177Updated 7 months ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆53Updated 2 years ago
- ☆20Updated 4 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆188Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- ☆48Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year