clancylea / SNN-simulator-NEST_14.0-xilinx_FPGA_cluster
A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）
☆17Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for SNN-simulator-NEST_14.0-xilinx_FPGA_cluster
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- ☆87Updated 4 years ago
- Spiking Neural Network RTL Implementation☆45Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆77Updated 2 years ago
- A repository FPGA-friendly SNN models☆28Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆162Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆20Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆55Updated last year
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 2 years ago
- ☆17Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆40Updated last year
- I will share some useful or interesting papers about neuromorphic processor☆17Updated 3 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- ☆13Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆45Updated last year
- ☆41Updated 9 months ago
- ☆34Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆68Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago