clancylea / SNN-simulator-NEST_14.0-xilinx_FPGA_cluster
A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）
☆17Updated 4 years ago
Related projects: ⓘ
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆33Updated 4 years ago
- ☆12Updated this week
- ☆81Updated 4 years ago
- Spiking Neural Network RTL Implementation☆41Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆50Updated 3 years ago
- A repository FPGA-friendly SNN models☆27Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆19Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆71Updated 2 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆152Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆50Updated last year
- Framework for radix encoded SNN on FPGA☆11Updated 2 years ago
- ☆16Updated 3 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆34Updated last year
- ☆12Updated 3 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆9Updated last year
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆39Updated 10 months ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆14Updated 4 years ago
- ☆14Updated last year
- FPGA Design of a Spiking Neural Network.☆30Updated 4 months ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- ☆39Updated 7 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- ☆34Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago