clancylea / SNN-simulator-NEST_14.0-xilinx_FPGA_cluster
A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）
☆18Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-NEST_14.0-xilinx_FPGA_cluster:
Users that are interested in SNN-simulator-NEST_14.0-xilinx_FPGA_cluster are comparing it to the libraries listed below
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- ☆87Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆24Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆21Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆53Updated 3 years ago
- Spiking Neural Network RTL Implementation☆49Updated 3 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆78Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆56Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆171Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆48Updated last year
- ☆17Updated 3 years ago
- I will share some useful or interesting papers about neuromorphic processor☆19Updated last month
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆49Updated last year
- ☆14Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆26Updated 3 months ago
- FPGA Design of a Spiking Neural Network.☆34Updated 8 months ago
- ☆44Updated 11 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- ☆43Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆30Updated 6 years ago
- HLS code for a BNN accelerator☆15Updated 6 years ago