clancylea / SNN-simulator-NEST_14.0-xilinx_FPGA_clusterLinks
A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）
☆17Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-NEST_14.0-xilinx_FPGA_cluster
Users that are interested in SNN-simulator-NEST_14.0-xilinx_FPGA_cluster are comparing it to the libraries listed below
Sorting:
- ☆90Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆186Updated 6 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- Spiking Neural Network RTL Implementation☆58Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆60Updated 2 years ago
- ☆17Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- ☆19Updated 4 years ago
- I will share some useful or interesting papers about neuromorphic processor☆25Updated 5 months ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 5 years ago
- ☆47Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 6 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆74Updated 2 weeks ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆174Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 4 months ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Updated 2 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- HLS code for a BNN accelerator☆16Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FPGA Design of a Spiking Neural Network.☆41Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago