clancylea / SNN-simulator-NEST_14.0-xilinx_FPGA_cluster
A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）
☆17Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-NEST_14.0-xilinx_FPGA_cluster
Users that are interested in SNN-simulator-NEST_14.0-xilinx_FPGA_cluster are comparing it to the libraries listed below
Sorting:
- ☆89Updated 5 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Spiking Neural Network RTL Implementation☆57Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆12Updated 3 years ago
- ☆17Updated 4 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- ☆18Updated 4 years ago
- I will share some useful or interesting papers about neuromorphic processor☆25Updated 3 months ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆184Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 2 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- HLS code for a BNN accelerator☆16Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- ☆46Updated last year
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆62Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆51Updated 2 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆19Updated 2 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆27Updated 7 months ago