rustsbi / serde-device-tree
Serialize & deserialize device tree binary using serde
☆20Updated 3 weeks ago
Alternatives and similar repositories for serde-device-tree:
Users that are interested in serde-device-tree are comparing it to the libraries listed below
- Asynchronous OS kernel written in Rust.☆33Updated 4 years ago
- Low level access to T-Head Xuantie RISC-V processors☆33Updated last month
- 调试大师:你见过最强的内核调试器☆35Updated 3 years ago
- A mininal runtime / startup for Supervisor Binary Interface (SBI) on RISC-V.☆18Updated 2 years ago
- 洛佳的异步内核实验室☆25Updated 3 years ago
- RustSBI bootloader firmware and debug suite for Allwinner D1 SoC boards, including Nezha, Lichee and more☆18Updated 4 months ago
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Updated 2 years ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Updated 2 years ago
- PoC LoongArch - RISC-V emulator☆32Updated last year
- A type-driven and high-performance ORM framework in Rust☆25Updated 3 years ago
- [New Version] This is FAT32 FileSystem Library, which is #![no_std] and does not use alloc.☆30Updated 3 years ago
- 快速陷入处理☆33Updated last week
- 各类内核的设计思路☆19Updated 3 years ago
- A WIP Float32 soft FPU implementation☆22Updated 3 years ago
- Booting multi-processors on x86 bare-metal.☆11Updated 2 years ago
- ioring wrapper for windows-rs☆21Updated 2 years ago
- Handle TrapFrame across kernel and user space on multiple ISAs.☆31Updated 7 months ago
- Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.☆14Updated 4 years ago
- ☆30Updated last year
- Apple Silicon TSO Enabler for Linux☆16Updated last year
- Free conversion between async and sync in Rust☆51Updated 2 years ago
- Simple RISC-V SBI runtime library; designated for supervisor use☆22Updated last year
- Rust library for low-level abstraction of MIPS processors☆30Updated 4 years ago
- 遍历设备树二进制对象☆12Updated last year
- Yet Another AsYnc runtime for RuSt.☆34Updated 5 years ago
- Binary translation in Rust☆11Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- User programs for rCore OS☆18Updated 2 years ago
- All public report slides, articles and meeting minutes related to RustSBI☆28Updated this week