Alternatives and similar repositories for opensbi

Users that are interested in opensbi are comparing it to the libraries listed below

• starfive-tech / u-boot
  ☆50Updated 2 months ago
• starfive-tech / JH7100_secondBoot
  ☆14Updated 3 years ago
• starfive-tech / JH7100_ddrinit
  ☆16Updated 3 years ago
• jevinskie / riscv-smol-linux-kernel
  Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
  ☆24Updated 3 years ago
• starfive-tech / bootloader_recovery
  ☆12Updated 3 years ago
• sifiveinc / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆54Updated this week
• starfive-tech / Fedora_on_StarFive
  ☆63Updated 2 years ago
• rtfb / riscv-hobby-os
  ☆29Updated last year
• starfive-tech / freelight-u-sdk
  ☆29Updated 3 years ago
• riscvarchive / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated last year
• milkv-pioneer / pioneer-files
  Hardware information
  ☆37Updated last year
• popovicu / linux-no-mmu-userspace-example
  ☆45Updated 2 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆60Updated 5 years ago
• embench / embench-rt
  Benchmark suite for real-time behavior, including interrupt latency and context switching times
  ☆15Updated 4 years ago
• chipsalliance / foundation
  Governance-related CHIPS Alliance documents, guides etc.
  ☆10Updated 2 years ago
• machdyne / kakao
  Kakao Linux
  ☆39Updated 7 months ago
• starfive-tech / Tools
  ☆27Updated 3 months ago
• TinyTapeout / tt02-submission-template
  Submission template for TT02
  ☆25Updated 2 years ago
• f4pga / f4pga
  Documentation for F4PGA
  ☆28Updated 2 years ago
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆58Updated 2 weeks ago
• westerndigitalcorporation / RISC-V-Linux
  This repository provides a Linux kernel bootable on RISC-V boards from SiFive
  ☆170Updated 5 years ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆18Updated 3 years ago
• ipacman / xv6-riscv
  Xv6 ports for RISC-V
  ☆15Updated last year
• osresearch / risc8
  Mostly AVR compatible FPGA soft-core
  ☆29Updated 4 years ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated last week
• olofk / qerv
  ☆19Updated 8 months ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆65Updated 7 months ago
• antmicro / renode-beagle-v
  ☆12Updated last year
• enjoy-digital / litex_vexriscv_smp_test
  VexRiscv-SMP integration test with LiteX.
  ☆26Updated 5 years ago
• riscv-non-isa / riscv-semihosting
  ☆32Updated 2 weeks ago