Alternatives and similar repositories for riscv-ap-tee-io

Users that are interested in riscv-ap-tee-io are comparing it to the libraries listed below

• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆30Updated 5 years ago
• Compass-All / SHELTER
  ☆34Updated 2 years ago
• jasonyu1996 / elasticlave
  ☆26Updated 7 months ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆73Updated 7 months ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆61Updated 5 months ago
• Penglai-Enclave / Penglai-Enclave
  This is the main repo for Penglai.
  ☆72Updated 2 years ago
• Penglai-Enclave / Penglai-Enclave-TVM
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆41Updated 2 years ago
• Compass-All / CCS22-StrongBox
  ☆34Updated 2 years ago
• Penglai-Enclave / Penglai-Enclave-sPMP
  Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.
  ☆144Updated 7 months ago
• TwinVisor / twinvisor-prototype
  ☆23Updated 3 years ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 10 months ago
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆24Updated last year
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆26Updated last year
• Compass-All / Raft
  Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V
  ☆11Updated 2 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆124Updated 4 months ago
• cispa / CacheWarp
  Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…
  ☆63Updated last year
• hku-systems / cronus
  ☆20Updated 3 years ago
• riscv-admin / trusted-computing
  ☆22Updated 2 years ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆27Updated 3 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆61Updated this week
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated last year
• riscvarchive / riscv-tee
  ☆38Updated 3 years ago
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 9 months ago
• Compass-All / NDSS24-CAGE
  ☆12Updated last year
• vusec / tlbdr
  ☆18Updated 3 years ago
• sssecret2019 / mytee
  ☆38Updated 2 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆20Updated 4 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 3 weeks ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆27Updated 3 months ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆20Updated 5 years ago