Alternatives and similar repositories for riscv-ap-tee-io

Users that are interested in riscv-ap-tee-io are comparing it to the libraries listed below

• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆71Updated 6 months ago
• Compass-All / SHELTER
  ☆34Updated 2 years ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆61Updated 4 months ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆30Updated 5 years ago
• jasonyu1996 / elasticlave
  ☆25Updated 6 months ago
• Penglai-Enclave / Penglai-Enclave
  This is the main repo for Penglai.
  ☆72Updated last year
• TwinVisor / twinvisor-prototype
  ☆23Updated 3 years ago
• Compass-All / CCS22-StrongBox
  ☆34Updated 2 years ago
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆26Updated last year
• Penglai-Enclave / Penglai-Enclave-sPMP
  Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.
  ☆144Updated 6 months ago
• Penglai-Enclave / Penglai-Enclave-TVM
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆41Updated 2 years ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆27Updated 2 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆122Updated 3 months ago
• 0xADE1A1DE / Mastik
  ☆115Updated 2 years ago
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 8 months ago
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆23Updated last year
• vusec / tlbdr
  ☆18Updated 3 years ago
• Compass-All / NDSS24-CAGE
  ☆11Updated last year
• hku-systems / cronus
  ☆19Updated 3 years ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 9 months ago
• riscvarchive / riscv-tee
  ☆38Updated 3 years ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated last year
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• compsec-snu / specdoctor
  ☆25Updated 2 years ago
• SparkYHY / Linux-Driver-Runtime
  ☆15Updated 2 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆26Updated 6 months ago
• riscv-admin / trusted-computing
  ☆22Updated 2 years ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆21Updated last month
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆32Updated this week
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆60Updated last week