riscv-non-isa / riscv-ap-tee-ioLinks
This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory as well as MMIO, removing the dependence on para-virtualized I/O.
☆14Updated last month
Alternatives and similar repositories for riscv-ap-tee-io
Users that are interested in riscv-ap-tee-io are comparing it to the libraries listed below
Sorting:
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- ☆34Updated 2 years ago
- ☆26Updated 7 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 7 months ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆61Updated 5 months ago
- This is the main repo for Penglai.☆72Updated 2 years ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆41Updated 2 years ago
- ☆34Updated 2 years ago
- Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.☆144Updated 7 months ago
- ☆23Updated 3 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 10 months ago
- ☆24Updated last year
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆26Updated last year
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Updated 2 years ago
- Risc-V hypervisor for TEE development☆124Updated 4 months ago
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆63Updated last year
- ☆20Updated 3 years ago
- ☆22Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 3 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆61Updated this week
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- ☆38Updated 3 years ago
- RISC-V Security HC admin repo☆18Updated 9 months ago
- ☆12Updated last year
- ☆18Updated 3 years ago
- ☆38Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 3 weeks ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆27Updated 3 months ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago