riscv-non-isa / riscv-ap-tee-ioLinks
This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory as well as MMIO, removing the dependence on para-virtualized I/O.
☆14Updated 2 weeks ago
Alternatives and similar repositories for riscv-ap-tee-io
Users that are interested in riscv-ap-tee-io are comparing it to the libraries listed below
Sorting:
- The MIT Sanctum processor top-level project☆31Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆74Updated last month
- ☆35Updated 2 years ago
- This is the main repo for Penglai.☆72Updated 2 years ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆65Updated this week
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆41Updated 2 years ago
- ☆27Updated 9 months ago
- Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.☆145Updated 9 months ago
- ☆22Updated 3 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33Updated 8 months ago
- ☆34Updated 3 years ago
- Risc-V hypervisor for TEE development☆126Updated 6 months ago
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆26Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆30Updated 3 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated last year
- ☆23Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆64Updated this week
- ☆13Updated last year
- RISC-V Security HC admin repo☆18Updated 11 months ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆30Updated 5 months ago
- ☆38Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Updated 4 years ago
- ☆117Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- ☆21Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆46Updated 8 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆93Updated this week
- Shielded Enclaves for Cloud FPGAs☆15Updated 4 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆37Updated 5 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago