riscv-non-isa / riscv-ap-tee-ioLinks
This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory as well as MMIO, removing the dependence on para-virtualized I/O.
☆14Updated this week
Alternatives and similar repositories for riscv-ap-tee-io
Users that are interested in riscv-ap-tee-io are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 5 months ago
- ☆34Updated 2 years ago
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- ☆23Updated 3 years ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆39Updated 2 years ago
- ☆23Updated 6 months ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆60Updated 3 months ago
- This is the main repo for Penglai.☆72Updated last year
- Risc-V hypervisor for TEE development☆122Updated 2 months ago
- Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.☆141Updated 6 months ago
- ☆115Updated 2 years ago
- ☆33Updated 2 years ago
- ☆22Updated 2 years ago
- ☆14Updated 4 years ago
- RISC-V Security Model☆31Updated last week
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆26Updated 5 months ago
- ☆22Updated last year
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 8 months ago
- ☆25Updated 2 years ago
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆25Updated last year
- ☆93Updated last year
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated 3 weeks ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Tests for verifying compliance of RMM implementations☆18Updated 3 weeks ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆19Updated 3 years ago
- RISC-V Security HC admin repo☆18Updated 8 months ago