The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstream this repo will be used to release specifications for public review.
☆34May 22, 2026Updated last month
Alternatives and similar repositories for riscv-server-soc
Users that are interested in riscv-server-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V IOMMU Specification☆164Jun 8, 2026Updated last month
- RISC-V Security Model☆37Updated this week
- SOPHGO RISC-V Zero Stage BootLoader☆32Jun 22, 2026Updated 2 weeks ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95May 25, 2026Updated last month
- A MessagePack library for Zig☆17Jun 28, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Bugs Everywhere (BE), a bugtracker built on distributed version control.☆17Nov 17, 2016Updated 9 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Jun 2, 2026Updated last month
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35Jun 26, 2026Updated last week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 7 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆120Sep 24, 2025Updated 9 months ago
- ☆104Jun 11, 2026Updated 3 weeks ago
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆297Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- example using the httpapi connection plugin☆11Sep 19, 2018Updated 7 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 3 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Jun 17, 2026Updated 3 weeks ago
- FORTH in Zig☆20May 8, 2026Updated 2 months ago
- Linux kernel source tree☆14Jun 25, 2025Updated last year
- enchmarking Large Language Models' Resistance to Malicious Code☆18Apr 23, 2026Updated 2 months ago
- Fast UTF-8 codepoint sets for Zig.☆11May 4, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Utility functions to get field values from the abstract syntax tree generated from ZON (Zig Object Notation) text using Zig stdlib☆13Feb 5, 2025Updated last year
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆59Apr 8, 2026Updated 3 months ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- AsusWRT GT-AC5300 router GPL source code☆19Jan 10, 2022Updated 4 years ago
- RISC-V Nexus Trace TG documentation and reference code☆61Apr 8, 2026Updated 3 months ago
- ☆32Jun 16, 2026Updated 3 weeks ago
- A simple, generic text rendering system in Zig, based on FreeType and HarfBuzz.☆14Sep 14, 2024Updated last year
- Lispy interpreter for Zig☆12Sep 13, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A GUI pretending to be a DE1 for visualizing Verilog sims☆10Oct 17, 2020Updated 5 years ago
- ☆18Dec 18, 2019Updated 6 years ago
- Verilog Ethernet components for FPGA implementation☆25Jun 26, 2023Updated 3 years ago
- Risc-V hypervisor for TEE development☆134Jan 14, 2026Updated 5 months ago
- S2E Core Engine Library☆15Jan 7, 2020Updated 6 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆36May 12, 2021Updated 5 years ago
- Hardware information☆40Nov 6, 2024Updated last year