The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstream this repo will be used to release specifications for public review.
☆34Aug 3, 2026Updated 2 weeks ago
Alternatives and similar repositories for riscv-server-soc
Users that are interested in riscv-server-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V IOMMU Specification☆169Aug 2, 2026Updated 2 weeks ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control☆24Aug 5, 2026Updated last week
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Aug 1, 2026Updated 2 weeks ago
- RISC-V Security Model☆38Aug 4, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 8 months ago
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 5 months ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆68Jul 16, 2026Updated last month
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Updated this week
- ☆19Jul 26, 2024Updated 2 years ago
- Freedom U540-C000 Bootloader Code☆90Jul 13, 2020Updated 6 years ago
- The ISA specification for the Zalasr extension.☆15Mar 6, 2026Updated 5 months ago
- ☆106Jul 20, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Linux kernel source tree☆21Updated this week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 weeks ago
- RISC-V Nexus Trace TG documentation and reference code☆63Jul 21, 2026Updated 3 weeks ago
- These are the code files and resources for the first part of the ARM assembly language programming course.☆19Jan 30, 2023Updated 3 years ago
- ☆34Jul 21, 2026Updated 3 weeks ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- Bugs Everywhere (BE), a bugtracker built on distributed version control.☆17Nov 17, 2016Updated 9 years ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆24Updated this week
- AWS Shell for FireSim☆13Nov 13, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- Linux KVM RISC-V repo☆65Updated this week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 4 months ago
- Risc-V hypervisor for TEE development☆135Jan 14, 2026Updated 7 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- A guide on how to build and use a set of Bao guest configurations for various platforms☆55Jul 28, 2026Updated 3 weeks ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 6 months ago
- ☆38Aug 6, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- IOPMP IP☆26Jul 11, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- ☆36May 21, 2026Updated 2 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 5 months ago