This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the programming interfaces (ABI) to support the Confidential VM Extension (CoVE) confidential computing architecture for RISC-V application-processor platforms.
☆70Jul 16, 2026Updated last month
Alternatives and similar repositories for riscv-ap-tee
Users that are interested in riscv-ap-tee are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Jun 23, 2023Updated 3 years ago
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆16Updated this week
- Risc-V hypervisor for TEE development☆135Jan 14, 2026Updated 7 months ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆73Updated this week
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V Confidential VM Extension☆18Jan 14, 2026Updated 7 months ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 7 months ago
- Keystone security monitor library for opensbi (Discountinued after monorepo-izing)☆13Oct 28, 2022Updated 3 years ago
- RISC-V Security Model☆38Updated this week
- ☆38Aug 6, 2022Updated 4 years ago
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Dec 8, 2020Updated 5 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆25Updated this week
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆42Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆39Aug 25, 2026Updated 2 weeks ago
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated 3 weeks ago
- RISC-V IOMMU Specification☆169Updated this week
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.☆148Mar 5, 2025Updated last year
- ☆35Jun 14, 2023Updated 3 years ago
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆34Updated this week
- ☆28Aug 25, 2021Updated 5 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35Aug 20, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- a rust version SPDM protocol implementation☆16Jun 20, 2023Updated 3 years ago
- The MIT Sanctum processor top-level project☆32Apr 7, 2020Updated 6 years ago
- ☆57Updated this week
- Reference implementation of RPMI specification as a library.☆17Sep 1, 2026Updated last week
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 3 years ago
- Miralis is a RISC-V firmware that virtualizes RISC-V firmware☆51Apr 8, 2026Updated 4 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆46Nov 24, 2025Updated 9 months ago
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- Meeting materials☆25Aug 28, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Keystone Enclave (QEMU + HiFive Unleashed)☆536Aug 3, 2026Updated last month
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆43Jun 5, 2023Updated 3 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 4 years ago
- Android 姿势整理和音视频方向☆13Dec 5, 2020Updated 5 years ago
- Trust Domain Extensions (TDX) is introducing new, architectural elements to help deploy hardware-isolated, virtual machines (VMs) called …☆112Aug 13, 2026Updated 3 weeks ago
- Simple machine mode program to probe RISC-V control and status registers☆127Apr 28, 2023Updated 3 years ago