Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python
☆15Feb 3, 2021Updated 5 years ago
Alternatives and similar repositories for Tizzy
Users that are interested in Tizzy are comparing it to the libraries listed below
Sorting:
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- I2C controller core☆16Jun 1, 2022Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆34Feb 11, 2026Updated last month
- A very very fast VHDL implementation of the WPA2 encryption algorithm.☆26Jul 15, 2017Updated 8 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- An implementation of a lexically scoped, referentially transparent, minimal Lisp with some added features☆10Mar 30, 2022Updated 3 years ago
- Large language models (LLMs) made easy, EasyLM is a one stop solution for pre-training, finetuning, evaluating and serving LLMs in JAX/Fl…☆11Apr 26, 2023Updated 2 years ago
- Buildroot add-on for building a minimal Raspberry Pi root filesystem☆20Aug 20, 2015Updated 10 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 2 weeks ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- An implementation of µKanren for Pharo☆12Mar 1, 2015Updated 11 years ago
- Simple OpenGL canvas/event handling library☆14May 7, 2024Updated last year
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Official repsitory of Qfsm, a graphical Finite State Machine (FSM) designer☆28Aug 31, 2021Updated 4 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- commandline linux usbmon interface☆19Sep 24, 2014Updated 11 years ago
- Node based graph editor for Dear ImGui☆17Jan 2, 2024Updated 2 years ago
- Simian Process Oriented Conservative JIT PDES from LANL☆13Dec 12, 2025Updated 3 months ago
- Simple SPI interface for FPGAs☆13Feb 8, 2014Updated 12 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Kanboard Plugin: Taglist filter☆17Feb 3, 2022Updated 4 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- verilog_instance.vim: create instantiation of ports from port declaration☆31Mar 13, 2023Updated 3 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- ☆39Dec 24, 2023Updated 2 years ago
- A minimal text editor built using python tkinter library☆10Aug 20, 2014Updated 11 years ago
- Unofficial repository for JSqueak: A Java implementation of Squeak Smalltalk.☆23Oct 12, 2022Updated 3 years ago
- A toolkit to generate Python 3 source code from Pharo.☆26Feb 15, 2024Updated 2 years ago
- Minimal vi-like text editor☆18Sep 21, 2019Updated 6 years ago
- Sparse Convex Optimization Toolkit (SCOT)☆13Feb 5, 2024Updated 2 years ago
- The source code for the Arduino DRO linear scale interface.☆13Aug 23, 2021Updated 4 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- A bridge to provide the ability to Pharo user to use Python's Matplotlib.☆19May 20, 2019Updated 6 years ago