Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python
☆15Feb 3, 2021Updated 5 years ago
Alternatives and similar repositories for Tizzy
Users that are interested in Tizzy are comparing it to the libraries listed below
Sorting:
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- A very very fast VHDL implementation of the WPA2 encryption algorithm.☆26Jul 15, 2017Updated 8 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- A Go library for managing asynchronous jobs using AWS SQS☆15Feb 6, 2026Updated 3 weeks ago
- Linux-3.14 kernel for RZ/A1☆10Oct 17, 2018Updated 7 years ago
- Sparse Convex Optimization Toolkit (SCOT)☆13Feb 5, 2024Updated 2 years ago
- Analyse and visualize DMARC results using open-source tools☆11Apr 21, 2025Updated 10 months ago
- SDK for integrating TonAPI into Rust applications.☆12Feb 15, 2025Updated last year
- rp is a reverse proxy package for multiple domains and multiple upstreams.☆13Sep 9, 2024Updated last year
- Netlist and Verilog Haskell Package☆18Nov 21, 2010Updated 15 years ago
- Linux support for International Test Instruments' 1480A USB protocol analyzer☆15May 13, 2019Updated 6 years ago
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- Official implementation of ECCV 2024 paper: "Event-based Mosaicing Bundle Adjustment"☆12Mar 12, 2025Updated 11 months ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- JSON RPC toolkit for Python☆10Dec 21, 2018Updated 7 years ago
- Original DVS128 Gesture Dataset in PyTorch☆13Jun 6, 2023Updated 2 years ago
- web server with CGI support☆12Apr 15, 2016Updated 9 years ago
- Symbolic range analysis for LLVM.☆12Jan 10, 2016Updated 10 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- a basic net/http rate limiter middleware☆13Sep 24, 2024Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Large language models (LLMs) made easy, EasyLM is a one stop solution for pre-training, finetuning, evaluating and serving LLMs in JAX/Fl…☆11Apr 26, 2023Updated 2 years ago
- RISCV lock-step checker based on Spike☆14Feb 20, 2026Updated last week
- An implementation of a lexically scoped, referentially transparent, minimal Lisp with some added features☆10Mar 30, 2022Updated 3 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Aug 5, 2022Updated 3 years ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- Augmenting engineering workflows with Probabilistic Machine Learning☆10Feb 9, 2026Updated 2 weeks ago
- The first large scale formally verified reasoning dataset for Verilog☆19May 16, 2025Updated 9 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- POSIX-compatible tiny multi-threading library for Intel Nios II / Xilinx Zynq-7000☆13Jun 14, 2020Updated 5 years ago
- ☆39Dec 24, 2023Updated 2 years ago
- Libbitcoin Python Interface [contributed library, not maintained].☆10May 10, 2018Updated 7 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Open-source IoT sensor device☆12Sep 11, 2020Updated 5 years ago