devbisme / myhdlpeekLinks
Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
☆40Updated last year
Alternatives and similar repositories for myhdlpeek
Users that are interested in myhdlpeek are comparing it to the libraries listed below
Sorting:
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- Verification Utilities for MyHDL☆17Updated 2 years ago
- OpenFPGA☆34Updated 7 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- Tools for FPGA development.☆48Updated 3 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- ☆42Updated 5 years ago
- Nitro USB FPGA core☆85Updated last year
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- ☆61Updated 2 years ago
- Prefix tree adder space exploration library☆56Updated last year