devbisme / myhdlpeek
Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
☆40Updated 11 months ago
Alternatives and similar repositories for myhdlpeek:
Users that are interested in myhdlpeek are comparing it to the libraries listed below
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆35Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 9 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- Verification Utilities for MyHDL☆17Updated last year
- Utilities for MyHDL☆17Updated last year
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- mantle library☆42Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- ☆58Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- PMOD boards for ULX3S☆41Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 11 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆22Updated 3 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Updated 2 years ago
- OpenFPGA☆33Updated 6 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Digital Circuit rendering engine☆36Updated last year
- ☆36Updated last year
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 5 years ago