devbisme / myhdlpeekLinks
Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
☆40Updated last year
Alternatives and similar repositories for myhdlpeek
Users that are interested in myhdlpeek are comparing it to the libraries listed below
Sorting:
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 9 months ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- ☆41Updated 2 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Utilities for MyHDL☆19Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Projects published on controlpaths.com and hackster.io☆41Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- ☆44Updated 4 months ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- A simple script to build open-source FPGA tools.☆52Updated 2 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago