devbisme / myhdlpeekLinks
Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
☆40Updated last year
Alternatives and similar repositories for myhdlpeek
Users that are interested in myhdlpeek are comparing it to the libraries listed below
Sorting:
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Utilities for MyHDL☆18Updated last year
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- Verification Utilities for MyHDL☆17Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Digital Circuit rendering engine☆39Updated last year
- ☆41Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆90Updated 8 months ago
- My pergola FPGA projects☆30Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Yosys Plugins☆21Updated 5 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Small footprint and configurable JESD204B core☆42Updated last week
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago