devbisme / myhdlpeek
Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
☆39Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for myhdlpeek
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 8 years ago
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆34Updated 6 years ago
- Utilities for MyHDL☆17Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆81Updated last month
- Verification Utilities for MyHDL☆17Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 6 months ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆22Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 9 months ago
- PMOD boards for ULX3S☆40Updated last year
- ☆57Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Example code in Verilog for the Blackice II FPGA☆26Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- SPI core☆15Updated 5 years ago
- Yosys Plugins☆20Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Dockerized FPGA toolchain experiments☆27Updated 8 months ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 11 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆36Updated 3 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- ☆40Updated 4 years ago