devbisme / myhdlpeekLinks
Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
☆40Updated last year
Alternatives and similar repositories for myhdlpeek
Users that are interested in myhdlpeek are comparing it to the libraries listed below
Sorting:
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- A very simple UART implementation in MyHDL☆17Updated 11 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Utilities for MyHDL☆19Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- ☆43Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 3 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Verification Utilities for MyHDL☆17Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago