A Deep Learning Framework for the Posit Number System
☆31Aug 5, 2024Updated last year
Alternatives and similar repositories for deep-pensieve
Users that are interested in deep-pensieve are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Posit Arithmetic Cores generated with FloPoCo☆29May 8, 2026Updated 3 weeks ago
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆71Jun 24, 2019Updated 6 years ago
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Probably correct posit prototype for python☆18Nov 23, 2019Updated 6 years ago
- c++ posit implementation☆45Aug 7, 2023Updated 2 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 6 months ago
- Open-Source Posit RISC-V Core with Quire Capability☆70May 4, 2026Updated 3 weeks ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- posit (unum type III) integrated Numpy☆15Sep 26, 2018Updated 7 years ago
- Processing in Memory Emulation☆27Feb 24, 2023Updated 3 years ago
- Large collection of number systems providing custom arithmetic for mixed-precision algorithm development and optimization for AI, Machine…☆495Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A posit arithmetic emulator.☆54Jun 23, 2024Updated last year
- Hardware designs for fault detection☆21Apr 13, 2020Updated 6 years ago
- ☆35Dec 22, 2025Updated 5 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Sigmoid Numbers for Julia☆89Jan 23, 2018Updated 8 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated last year
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆14Apr 1, 2021Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An exploration of log domain "alternative floating point" for hardware ML/AI accelerators.☆400Mar 11, 2023Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆55May 22, 2026Updated last week
- Beyond Floating Point - Posit C/C++ implementation☆302May 23, 2024Updated 2 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 3 weeks ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- ☆11May 30, 2024Updated last year
- A C++ neural network library for machine learning☆16May 1, 2024Updated 2 years ago
- ☆18Jul 26, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆34Apr 7, 2026Updated last month
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated 3 weeks ago
- Match your fig size and font to conference formats.☆11Aug 16, 2021Updated 4 years ago
- ☆33Oct 2, 2023Updated 2 years ago
- PyTorch implementation for "HyperSPNs: Compact and Expressive Probabilistic Circuits", NeurIPS 2021☆13Oct 26, 2021Updated 4 years ago