RaulMurillo / deep-pensieveLinks
A Deep Learning Framework for the Posit Number System
☆30Updated last year
Alternatives and similar repositories for deep-pensieve
Users that are interested in deep-pensieve are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆71Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- ☆30Updated 6 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆68Updated 2 years ago
- ☆61Updated this week
- NeuraLUT-Assemble☆40Updated last month
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆59Updated 5 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ☆63Updated 5 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- ☆32Updated this week
- ☆36Updated 4 years ago
- Posit Arithmetic Cores generated with FloPoCo☆26Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆64Updated 6 years ago
- CGRA framework with vectorization support.☆35Updated 2 weeks ago
- ☆84Updated last year
- ☆22Updated 3 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆37Updated last month
- ☆72Updated 2 years ago