RaulMurillo / deep-pensieveLinks
A Deep Learning Framework for the Posit Number System
☆28Updated 10 months ago
Alternatives and similar repositories for deep-pensieve
Users that are interested in deep-pensieve are comparing it to the libraries listed below
Sorting:
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 11 months ago
- PACoGen: Posit Arithmetic Core Generator☆70Updated 5 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆29Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- PositNN - Framework for training and inference with neural nets usings posits☆17Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- ☆71Updated 5 years ago
- ☆71Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated 3 weeks ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆14Updated this week
- ☆58Updated 5 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- ☆35Updated 4 years ago
- ☆19Updated last week
- ☆23Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆59Updated last week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago