A Deep Learning Framework for the Posit Number System
☆31Aug 5, 2024Updated 2 years ago
Alternatives and similar repositories for deep-pensieve
Users that are interested in deep-pensieve are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Posit Arithmetic Cores generated with FloPoCo☆31May 8, 2026Updated 4 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆72Jun 24, 2019Updated 7 years ago
- PACoGen: Posit Arithmetic Core Generator☆83Aug 16, 2019Updated 7 years ago
- Probably correct posit prototype for python☆17Nov 23, 2019Updated 6 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- c++ posit implementation☆45Aug 7, 2023Updated 3 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆72May 4, 2026Updated 4 months ago
- posit (unum type III) integrated Numpy☆15Sep 26, 2018Updated 8 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated last week
- Large collection of number systems providing custom arithmetic for mixed-precision algorithm development and optimization for AI, Machine…☆501Updated this week
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Drop-in replacement for IEEE Float☆42Jun 4, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Jan 1, 2023Updated 3 years ago
- Hardware designs for fault detection☆25Apr 13, 2020Updated 6 years ago
- [NeurIPS 2019] E2-Train: Training State-of-the-art CNNs with Over 80% Less Energy☆21Nov 18, 2019Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- Beyond Floating Point - Posit C/C++ implementation☆302May 23, 2024Updated 2 years ago
- Implement DNN or ML models and advanced policies with PyTorch.(Include experiment)☆11Dec 10, 2019Updated 6 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 4 months ago
- ☆11May 30, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 7, 2026Updated 3 weeks ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- PyTorch implementation for "HyperSPNs: Compact and Expressive Probabilistic Circuits", NeurIPS 2021☆13Oct 26, 2021Updated 4 years ago
- ☆15Jul 16, 2026Updated 2 months ago
- TDL-SDK samples for SDK V1 Duo(CV180X)☆15Feb 6, 2024Updated 2 years ago
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- ☆16Nov 14, 2023Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Two Level Cache Controller implementation in Verilog HDL☆69Jul 9, 2020Updated 6 years ago
- Implementations of the XNOR networks☆12Aug 9, 2017Updated 9 years ago