RaulMurillo / deep-pensieve
A Deep Learning Framework for the Posit Number System
☆23Updated last month
Related projects: ⓘ
- SAMO: Streaming Architecture Mapping Optimisation☆31Updated 11 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆50Updated 5 years ago
- Posit Arithmetic Cores generated with FloPoCo☆20Updated 2 months ago
- ☆53Updated 4 years ago
- ☆81Updated 3 months ago
- PACoGen: Posit Arithmetic Core Generator☆63Updated 5 years ago
- Approximate layers - TensorFlow extension☆25Updated 4 months ago
- ☆27Updated 5 years ago
- ☆20Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆48Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated 4 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆77Updated last year
- A polyhedral compiler for hardware accelerators☆55Updated last month
- A floating-point matrix multiplication implemented in hardware☆29Updated 3 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆75Updated last month
- The Riallto Open Source Project from AMD☆63Updated 3 weeks ago
- A DSL for Systolic Arrays☆73Updated 5 years ago
- ☆38Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆18Updated 7 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆33Updated 2 weeks ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- ☆31Updated 3 years ago
- ☆20Updated last year