A Deep Learning Framework for the Posit Number System
☆31Aug 5, 2024Updated 2 years ago
Alternatives and similar repositories for deep-pensieve
Users that are interested in deep-pensieve are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Posit Arithmetic Cores generated with FloPoCo☆30May 8, 2026Updated 3 months ago
- PositNN - Framework for training and inference with neural nets usings posits☆21Aug 17, 2026Updated 3 weeks ago
- PACoGen: Posit Arithmetic Core Generator☆82Aug 16, 2019Updated 7 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Probably correct posit prototype for python☆18Nov 23, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 8 months ago
- c++ posit implementation☆45Aug 7, 2023Updated 3 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆72May 4, 2026Updated 4 months ago
- posit (unum type III) integrated Numpy☆15Sep 26, 2018Updated 7 years ago
- Processing in Memory Emulation☆31Feb 24, 2023Updated 3 years ago
- Large collection of number systems providing custom arithmetic for mixed-precision algorithm development and optimization for AI, Machine…☆500Updated this week
- A posit arithmetic emulator.☆56Jun 23, 2024Updated 2 years ago
- ☆35Dec 22, 2025Updated 8 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Sigmoid Numbers for Julia☆89Jan 23, 2018Updated 8 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- Drop-in replacement for IEEE Float☆42Jun 4, 2020Updated 6 years ago
- ☆20Jan 1, 2023Updated 3 years ago
- Hardware designs for fault detection☆23Apr 13, 2020Updated 6 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- [NeurIPS 2019] E2-Train: Training State-of-the-art CNNs with Over 80% Less Energy☆21Nov 18, 2019Updated 6 years ago
- ☆15Oct 27, 2023Updated 2 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆14Apr 1, 2021Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- Implement DNN or ML models and advanced policies with PyTorch.(Include experiment)☆11Dec 10, 2019Updated 6 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 4 months ago
- ☆11May 30, 2024Updated 2 years ago
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- ☆19Jul 26, 2024Updated 2 years ago
- Match your fig size and font to conference formats.☆11Aug 16, 2021Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Updated this week
- PyTorch implementation for "HyperSPNs: Compact and Expressive Probabilistic Circuits", NeurIPS 2021☆13Oct 26, 2021Updated 4 years ago