RaulMurillo / deep-pensieveLinks
A Deep Learning Framework for the Posit Number System
☆30Updated last year
Alternatives and similar repositories for deep-pensieve
Users that are interested in deep-pensieve are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆81Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 6 months ago
- ☆30Updated 6 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ☆71Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆64Updated 6 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆68Updated 2 years ago
- ☆60Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- ☆63Updated 4 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆72Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 4 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- A Toy-Purpose TPU Simulator☆19Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆36Updated 4 years ago
- ☆37Updated 5 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- ☆61Updated this week
- PyTorch model to RTL flow for low latency inference☆131Updated last year