RaulMurillo / deep-pensieve
A Deep Learning Framework for the Posit Number System
☆27Updated 5 months ago
Alternatives and similar repositories for deep-pensieve:
Users that are interested in deep-pensieve are comparing it to the libraries listed below
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 7 months ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- PACoGen: Posit Arithmetic Core Generator☆66Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆27Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆33Updated 3 years ago
- ☆56Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆54Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- ☆71Updated last year
- Universal number Posit HDL Arithmetic Architecture generator☆54Updated 5 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆53Updated last year
- ☆83Updated 7 months ago
- ☆69Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- PositNN - Framework for training and inference with neural nets usings posits☆16Updated 3 years ago
- ☆22Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago