perehinik / SDRAM_Controller
Verilog SDR SDRAM controller for FPGA Xilinx and Lattice
☆15Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for SDRAM_Controller
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 4 months ago
- ☆11Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- Atom Hardware IDE☆13Updated 3 years ago
- Revision Control Labs and Materials☆23Updated 6 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆22Updated last year
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- Generate symbols from HDL components/modules☆20Updated last year
- USB Full Speed PHY☆39Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆20Updated 7 years ago
- GUI editor for hardware description designs☆27Updated last year
- high level VHDL floating point library for synthesis in fpga☆15Updated 4 months ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Updated last year
- Cortex-M0 DesignStart Wrapper☆17Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated this week
- RISC V core implementation using Verilog.☆25Updated 3 years ago
- Virtual development board for HDL design☆39Updated last year