perehinik / SDRAM_ControllerLinks
Verilog SDR SDRAM controller for FPGA Xilinx and Lattice
☆17Updated 5 years ago
Alternatives and similar repositories for SDRAM_Controller
Users that are interested in SDRAM_Controller are comparing it to the libraries listed below
Sorting:
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Updated 7 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12Updated 2 years ago
- Delta Sigma DAC FPGA☆47Updated 11 months ago
- simple hyperram controller☆12Updated 7 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Updated 11 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆34Updated 3 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆39Updated last month
- VHDL Library for implementing common DSP functionality.☆31Updated 7 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Updated 3 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Updated 3 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- Generic AXI master stub☆19Updated 11 years ago
- ☆30Updated 8 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 months ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 8 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- ☆36Updated 2 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- Minimal DVI / HDMI Framebuffer☆84Updated 5 years ago
- Wishbone SATA Controller☆24Updated 3 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Updated last week
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated this week
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Updated 5 months ago