perehinik / SDRAM_Controller
Verilog SDR SDRAM controller for FPGA Xilinx and Lattice
☆16Updated 4 years ago
Alternatives and similar repositories for SDRAM_Controller:
Users that are interested in SDRAM_Controller are comparing it to the libraries listed below
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Library of reusable VHDL components☆27Updated last year
- Wishbone interconnect utilities☆39Updated last month
- Generate symbols from HDL components/modules☆20Updated 2 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆20Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆37Updated this week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆34Updated 6 years ago
- few python scripts to clone all IP cores from opencores.org☆19Updated last year
- Interface definitions for VHDL-2019.☆12Updated last year
- PCI bridge☆18Updated 10 years ago
- RV32I single cycle simulation on open-source software Logisim.☆19Updated 2 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- a Python framework for managing embedded HW/SW projects☆14Updated this week
- UART 16550 core☆33Updated 10 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- ☆13Updated last year
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- ☆14Updated 4 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆15Updated 3 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆31Updated 2 weeks ago