basicthinker / Sexain-MemControllerLinks
A simulator of a memory controller designed for hybrid DRAM+NVM.
☆21Updated 9 years ago
Alternatives and similar repositories for Sexain-MemController
Users that are interested in Sexain-MemController are comparing it to the libraries listed below
Sorting:
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Updated 6 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆50Updated last year
- VANS: A validated NVRAM simulator☆27Updated last year
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 8 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆51Updated 3 years ago
- ☆31Updated 7 years ago
- ☆26Updated 3 years ago
- ☆31Updated 4 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆90Updated 6 years ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆29Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- The Artifact Evaluation Version of SOSP Paper #19☆51Updated last year
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 8 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆19Updated 4 years ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆174Updated last week
- ☆73Updated 2 years ago
- A high-performance file system for multicore CPUs and flash storage☆33Updated 2 years ago
- Passive Disaggregated Persistent Memory at USENIX ATC 2020.☆51Updated 4 years ago
- Cocytus is an efficient and available in-memory K/V-store through hybrid erasure coding and replication☆30Updated 9 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 3 years ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Updated 5 years ago
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆16Updated 4 years ago
- ☆111Updated 2 years ago
- CXL Memory Resource Kit top-level repository☆21Updated last year
- Scaling Up Memory Disaggregated Applications with SMART☆31Updated last year