basicthinker / Sexain-MemController
A simulator of a memory controller designed for hybrid DRAM+NVM.
☆18Updated 9 years ago
Alternatives and similar repositories for Sexain-MemController:
Users that are interested in Sexain-MemController are comparing it to the libraries listed below
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆76Updated 5 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆45Updated last year
- Source code for NVAlloc-ASPLOS'22☆31Updated 3 years ago
- A Write-friendly and Cache-optimized Hashing Scheme for Non-volatile Memory Systems (MSST 2017, TPDS 2018)☆29Updated 7 years ago
- ☆30Updated 4 years ago
- ☆120Updated 3 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆45Updated 8 months ago
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆49Updated 2 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- Fast In-memory Transaction Processing using Hybrid RDMA Primitives☆66Updated 6 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Updated 4 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- Cocytus is an efficient and available in-memory K/V-store through hybrid erasure coding and replication☆30Updated 9 years ago
- Passive Disaggregated Persistent Memory at USENIX ATC 2020.☆51Updated 4 years ago
- ☆26Updated 3 years ago
- A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/☆21Updated last year
- ☆69Updated last year
- ☆31Updated 9 years ago
- Hybrid Memory (DRAM+NVM) Simulator☆9Updated 9 years ago
- A high-performance file system for multicore CPUs and flash storage☆32Updated 2 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- ☆35Updated 2 years ago
- A User-Transparent Block Cache Enabling High-Performance Out-of-Core Processing with In-Memory Programs☆72Updated 2 years ago
- Nap - NUMA-Aware Persistent Indexes☆41Updated 3 years ago
- Lock-free Concurrent Level Hashing for Persistent Memory (USENIX ATC 2020)☆51Updated 4 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- Range Optimized Adaptive Radix Tree☆23Updated 2 years ago
- Scaling Up Memory Disaggregated Applications with SMART☆27Updated last year
- Strata: A Cross Media File System☆71Updated 2 years ago