basicthinker / Sexain-MemControllerLinks
A simulator of a memory controller designed for hybrid DRAM+NVM.
☆21Updated 10 years ago
Alternatives and similar repositories for Sexain-MemController
Users that are interested in Sexain-MemController are comparing it to the libraries listed below
Sorting:
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Updated 6 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Updated last year
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆32Updated 3 years ago
- VANS: A validated NVRAM simulator☆26Updated 2 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 8 years ago
- ☆31Updated 4 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 5 years ago
- ☆75Updated 2 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- ☆26Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆51Updated 3 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆94Updated 6 years ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆31Updated last year
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆63Updated 8 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation☆116Updated 2 months ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆20Updated 5 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆52Updated last year
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆16Updated 4 years ago
- ☆20Updated 8 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- Scaling Up Memory Disaggregated Applications with SMART☆32Updated last year
- ☆111Updated 2 years ago
- ☆35Updated 7 years ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆46Updated 3 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆35Updated last year
- Passive Disaggregated Persistent Memory at USENIX ATC 2020.☆51Updated 5 years ago
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆20Updated 2 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated 2 months ago
- Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations☆111Updated 5 years ago