basicthinker / Sexain-MemControllerLinks
A simulator of a memory controller designed for hybrid DRAM+NVM.
☆18Updated 9 years ago
Alternatives and similar repositories for Sexain-MemController
Users that are interested in Sexain-MemController are comparing it to the libraries listed below
Sorting:
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆77Updated 5 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆55Updated 4 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆50Updated 3 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- Cocytus is an efficient and available in-memory K/V-store through hybrid erasure coding and replication☆30Updated 9 years ago
- A Write-friendly and Cache-optimized Hashing Scheme for Non-volatile Memory Systems (MSST 2017, TPDS 2018)☆29Updated 7 years ago
- ☆120Updated 4 years ago
- ☆26Updated 3 years ago
- Passive Disaggregated Persistent Memory at USENIX ATC 2020.☆51Updated 4 years ago
- ☆71Updated 2 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆47Updated 9 months ago
- ☆28Updated 5 years ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆25Updated last year
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- Distributed Shared Persistent Memory. SoCC 2017☆69Updated 4 years ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆44Updated 2 years ago
- A high-performance file system for multicore CPUs and flash storage☆32Updated 2 years ago
- ☆31Updated 9 years ago
- ☆25Updated 8 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- ☆23Updated 7 years ago
- Lock-free Concurrent Level Hashing for Persistent Memory (USENIX ATC 2020)☆51Updated 4 years ago
- Fast In-memory Transaction Processing using Hybrid RDMA Primitives☆66Updated 6 years ago
- Hybrid Memory (DRAM+NVM) Simulator☆9Updated 9 years ago
- ☆44Updated 4 years ago
- ☆30Updated 4 years ago