Alternatives and similar repositories for CASS

Users that are interested in CASS are comparing it to the libraries listed below

• pku-liang / MAGIS
  MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)
  ☆55Updated last year
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆36Updated 10 months ago
• humuyan / Korch
  ASPLOS'24: Optimal Kernel Orchestration for Tensor Programs with Korch
  ☆37Updated 6 months ago
• tile-ai / tilescale
  Tile-based language built for AI computation across all scales
  ☆66Updated 2 weeks ago
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆28Updated last year
• toyaix / triton-runner
  Multi-Level Triton Runner supporting Python, IR, PTX, and cubin.
  ☆72Updated last week
• MeshInfra / WaferLLM
  WaferLLM: Large Language Model Inference at Wafer Scale
  ☆59Updated last week
• rchardx / cuda-gemm
  ☆31Updated 6 months ago
• gty111 / PTX-EMU
  PTX-EMU is a simple emulator for CUDA program.
  ☆35Updated 5 months ago
• LeiWang1999 / Stream-k.tvm
  ☆19Updated last year
• apuaaChen / EVT_AE
  Artifacts of EVT ASPLOS'24
  ☆26Updated last year
• pku-liang / TileFlow
  TileFlow is a performance analysis tool based on Timeloop for fusion dataflows
  ☆61Updated last year
• escalab / RTSpMSpM
  ☆20Updated 6 months ago
• sarchlab / triosim
  ☆28Updated 3 months ago
• HPMLL / NVIDIA-Hopper-Benchmark
  ☆57Updated 4 months ago
• uiuc-arc / felix
  Optimize tensor program fast with Felix, a gradient descent autotuner.
  ☆28Updated last year
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆50Updated last week
• Ascend / triton-ascend
  Triton adapter for Ascend. Mirror of https://gitee.com/ascend/triton-ascend
  ☆76Updated 3 weeks ago
• PrincetonUniversity / LLMCompass
  ☆189Updated last year
• TiledTensor / TiledLower
  TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.
  ☆14Updated 10 months ago
• tsinghua-ideal / Canvas
  Canvas: End-to-End Kernel Architecture Search in Neural Networks
  ☆27Updated 11 months ago
• abhibambhaniya / GenZ-LLM-Analyzer
  LLM Inference analyzer for different hardware platforms
  ☆94Updated 3 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆39Updated 3 years ago
• mit-han-lab / spatten
  [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
  ☆106Updated last year
• pku-liang / AMOS
  Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators
  ☆116Updated 2 years ago
• uwsampl / sparsetir-artifact
  Repository for artifact evaluation of ASPLOS 2023 paper "SparseTIR: Composable Abstractions for Sparse Compilation in Deep Learning"
  ☆26Updated 2 years ago
• microsoft / cusync
  ☆25Updated last year
• Yufeng98 / CENT
  Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025
  ☆94Updated 5 months ago
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆24Updated 10 months ago
• TiledTensor / TiledKernel
  TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.
  ☆19Updated last year