MATLAB-based FIR filter and profile designer
☆10Jan 25, 2017Updated 9 years ago
Alternatives and similar repositories for ad937x-filter-wizard
Users that are interested in ad937x-filter-wizard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MATLAB bindings for libiio☆13Oct 29, 2019Updated 6 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆19Dec 14, 2022Updated 3 years ago
- SCU Firmware (based on Chromium EC) for embedded USRP Devices. Report issues on the UHD repository!☆15Sep 4, 2024Updated last year
- MATLAB-based FIR filter design☆62Sep 6, 2024Updated last year
- Upstream eglibc + xilinx branches☆19Nov 7, 2013Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open hardware baseboard for Nvidia Jetson Thor AGX T5000 System on Module☆32Apr 1, 2026Updated last month
- Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products☆80Feb 1, 2021Updated 5 years ago
- OsmoTRX - GSM base station transceiver☆22Apr 4, 2019Updated 7 years ago
- DeepLTK Examples - Deep Learning Toolkit for LabVIEW☆16Dec 4, 2025Updated 5 months ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆92Sep 12, 2018Updated 7 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Userspace I/O library for Xilinx AXI S2MM DMA☆12Sep 9, 2025Updated 8 months ago
- ☆20Apr 1, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- Source code for DeepRF_SLR☆11May 26, 2025Updated 11 months ago
- Talk to PMBus devices via I2C from userspace☆11Jul 4, 2018Updated 7 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Example codes and data for VFA-EPTI work☆11Dec 30, 2020Updated 5 years ago
- A Jupyter Book (v0.6.4) that contains figures for the Phase-unwrapping research paper (written in Julia). First author Nan-kuei Chen and …☆11Feb 24, 2021Updated 5 years ago
- ☆13Dec 20, 2021Updated 4 years ago
- Developer's Image Library (DevIL) is a programmer's library to develop applications with very powerful image loading capabilities, yet is…☆11Jul 14, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Cam interface to FPGA using ADV7180☆14Jun 7, 2015Updated 10 years ago
- ☆23Mar 1, 2016Updated 10 years ago
- A cheap open source CW keyer (ATtiny*5)☆16Feb 16, 2018Updated 8 years ago
- SpinWalk, a framework for Monte-Carlo simulation to model spins random walk within a network. SpinWalk paper: