analogdevicesinc / ad937x-filter-wizard
MATLAB-based FIR filter and profile designer
☆10Updated 8 years ago
Alternatives and similar repositories for ad937x-filter-wizard:
Users that are interested in ad937x-filter-wizard are comparing it to the libraries listed below
- MATLAB-based FIR filter design☆53Updated 6 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last year
- MATLAB toolbox for ADI transceiver products☆59Updated last week
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- MATLAB toolbox for ADI high speed converter products☆21Updated this week
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆39Updated this week
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆27Updated 5 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 3 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆73Updated 8 months ago
- pynq framework for antsdr☆34Updated 9 months ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆62Updated 3 weeks ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆85Updated 3 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆94Updated 8 months ago
- The official Xilinx u-boot repository☆16Updated 2 months ago
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- RFNoC out-of-tree module for a channelizer☆15Updated 6 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated last month