analogdevicesinc / ad937x-filter-wizard
MATLAB-based FIR filter and profile designer
☆10Updated 8 years ago
Alternatives and similar repositories for ad937x-filter-wizard
Users that are interested in ad937x-filter-wizard are comparing it to the libraries listed below
Sorting:
- MATLAB toolbox for ADI transceiver products☆63Updated last month
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last month
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- MATLAB-based FIR filter design☆55Updated 8 months ago
- An RFSoC Frequency Planner developed using Python.☆27Updated last year
- The official Xilinx u-boot repository☆17Updated 5 months ago
- MATLAB toolbox for ADI high speed converter products☆23Updated 2 weeks ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆40Updated 2 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆86Updated 5 months ago
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆54Updated 3 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Demonstration of Automatic Gain Control with PYNQ☆13Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- ADI Scripts for Linux images☆26Updated last month
- Small footprint and configurable JESD204B core☆42Updated 3 weeks ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆54Updated last month
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 7 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆77Updated 10 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- Testbenches for HDL projects☆16Updated this week
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- pynq framework for antsdr☆34Updated 11 months ago