analogdevicesinc / ad937x-filter-wizardLinks
MATLAB-based FIR filter and profile designer
☆10Updated 8 years ago
Alternatives and similar repositories for ad937x-filter-wizard
Users that are interested in ad937x-filter-wizard are comparing it to the libraries listed below
Sorting:
- MATLAB-based FIR filter design☆60Updated last year
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆46Updated 2 weeks ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆55Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 7 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- Python productivity for RFSoC platforms☆84Updated 2 weeks ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated last week
- The USRP™ Hardware Driver FPGA Repository☆292Updated 3 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated this week
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 7 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated 11 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆60Updated 6 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- The official Xilinx u-boot repository☆18Updated this week
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- ANTSDR Firmware☆136Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆214Updated 6 months ago
- SDK for FPGA / Linux Instruments☆106Updated last week
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆94Updated last month
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆122Updated 4 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago