Alternatives and similar repositories for ad937x-filter-wizard

Users that are interested in ad937x-filter-wizard are comparing it to the libraries listed below

• analogdevicesinc / ad936x-filter-wizard
  MATLAB-based FIR filter design
  ☆60Updated last year
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆62Updated 6 months ago
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆54Updated 2 years ago
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆108Updated 2 years ago
• analogdevicesinc / HighSpeedConverterToolbox
  MATLAB toolbox for ADI high speed converter products
  ☆27Updated 3 months ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆82Updated 2 weeks ago
• analogdevicesinc / meta-adi
  This is the Analog Devices Inc. Yocto/OpenEmbedded layer
  ☆46Updated last month
• Xilinx / RFSoC2x2-PYNQ
  RFSoC2x2 board repo for PYNQ
  ☆17Updated 3 years ago
• dshekhalev / FEC
  FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
  ☆122Updated last year
• catkira / complex_multiplier
  HDL code for a complex multiplier with AXI stream Interface
  ☆13Updated 2 years ago
• OpenResearchInstitute / dvb_fpga
  RTL implementation of components for DVB-S2
  ☆127Updated 2 years ago
• strath-sdr / rfsoc_qsfp_offload
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆24Updated 10 months ago
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆291Updated 3 years ago
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆87Updated last year
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆119Updated 3 months ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆31Updated 2 years ago
• MicroPhase / antsdr-fw
  ANTSDR Firmware
  ☆136Updated 2 years ago
• xdsopl / LDPC
  Playing with Low-density parity-check codes
  ☆98Updated 2 years ago
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆212Updated 5 months ago
• analogdevicesinc / libad9361-iio
  IIO AD9361 library for filter design and handling, multi-chip sync, etc.
  ☆93Updated last week
• MicroPhase / antsdr_standalone
  Standalone application based on ADI hdl and no_OS for ANTSDR.
  ☆22Updated 6 months ago
• strath-sdr / pynq_agc
  Demonstration of Automatic Gain Control with PYNQ
  ☆15Updated 3 years ago
• analogdevicesinc / u-boot-xlnx
  The official Xilinx u-boot repository
  ☆18Updated this week
• Grootzz / AD9361_TX_MSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆58Updated 6 years ago
• strath-sdr / RFSoC-Book
  Companion Jupyter Notebooks for the RFSoC-Book.
  ☆234Updated 2 years ago
• Teddy-van-Jerry / sdr-psk-fpga
  Dual-Mode PSK Transceiver on SDR With FPGA
  ☆44Updated last year
• srsran / zynq_timestamping
  Open source Zynq timestamping implementation from Software Radio Systems (SRS)
  ☆73Updated 2 years ago
• analogdevicesinc / pyadi-iio
  Python interfaces for ADI hardware with IIO drivers (aka peyote)
  ☆194Updated this week
• MicroPhase / antsdr-pynq
  pynq framework for antsdr
  ☆36Updated last year
• jfoshea / Viterbi-Decoder-in-Verilog
  An efficient implementation of the Viterbi decoding algorithm in Verilog
  ☆56Updated last year