analogdevicesinc / ad937x-filter-wizard
MATLAB-based FIR filter and profile designer
☆9Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for ad937x-filter-wizard
- MATLAB-based FIR filter design☆51Updated 2 months ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- MATLAB toolbox for ADI high speed converter products☆18Updated 3 weeks ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆21Updated last month
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆18Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- MATLAB toolbox for ADI transceiver products☆57Updated this week
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆37Updated 6 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆54Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆87Updated 5 months ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- pynq framework for antsdr☆33Updated 5 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆78Updated last month
- Demonstration of Automatic Gain Control with PYNQ☆11Updated 2 years ago
- RFNoC out-of-tree module for a channelizer☆15Updated 6 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆49Updated 2 weeks ago
- ☆12Updated 5 years ago
- RTL implementation of components for DVB-S2☆111Updated last year
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 6 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated last year