analogdevicesinc / ad937x-filter-wizard
MATLAB-based FIR filter and profile designer
☆10Updated 8 years ago
Alternatives and similar repositories for ad937x-filter-wizard:
Users that are interested in ad937x-filter-wizard are comparing it to the libraries listed below
- MATLAB-based FIR filter design☆52Updated 4 months ago
- MATLAB toolbox for ADI transceiver products☆59Updated last month
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- MATLAB toolbox for ADI high speed converter products☆19Updated this week
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆39Updated this week
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 2 months ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆51Updated last week
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆90Updated 7 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- pynq framework for antsdr☆34Updated 8 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆82Updated 2 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆19Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆96Updated last year
- JESD204b modules in VHDL☆29Updated 5 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- The official Xilinx u-boot repository☆15Updated last month
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆19Updated last year
- RTL implementation of components for DVB-S2☆112Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆22Updated last year
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Using Software Designed Radio to transmit & receive FM signal☆43Updated 6 years ago