secworks / sha3Links
FIPS 202 compliant SHA-3 core in Verilog
☆20Updated 4 years ago
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- ☆81Updated last year
- Chisel implementation of AES☆23Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- ☆20Updated 5 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Updated last year
- ☆15Updated last year
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- ☆25Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- This script generates and analyzes prefix tree adders.☆38Updated 4 years ago
- ☆13Updated 10 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆23Updated 3 years ago
- ☆35Updated 10 months ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 7 months ago