secworks / sha3
FIPS 202 compliant SHA-3 core in Verilog
☆19Updated 4 years ago
Alternatives and similar repositories for sha3:
Users that are interested in sha3 are comparing it to the libraries listed below
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- ☆79Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 6 months ago
- ☆21Updated 9 months ago
- ☆20Updated 5 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 6 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆52Updated 2 years ago
- A list of VHDL codes implementing cryptographic algorithms☆26Updated 3 years ago
- Hardware implementation of ORAM☆22Updated 7 years ago
- ☆13Updated 9 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- processor for post-quantum cryptography☆15Updated 5 years ago
- ☆15Updated 4 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 8 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 5 months ago
- Chisel implementation of AES☆23Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Parametric NTT/INTT Hardware Generator☆70Updated 4 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆52Updated 2 weeks ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- This script generates and analyzes prefix tree adders.☆37Updated 4 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- ☆26Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago