secworks / sha3Links
FIPS 202 compliant SHA-3 core in Verilog
☆22Updated 4 years ago
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- ☆81Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 11 months ago
- Chisel implementation of AES☆23Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- DASS HLS Compiler☆29Updated last year
- ☆28Updated 7 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆34Updated this week
- ☆13Updated 10 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- Public release☆57Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆35Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- ☆20Updated 5 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- Bluespec BSV HLHDL tutorial☆108Updated 9 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- CGRA framework with vectorization support.☆35Updated last week
- FFT generator using Chisel☆62Updated 3 years ago