FIPS 202 compliant SHA-3 core in Verilog
☆24Oct 8, 2020Updated 5 years ago
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 4 months ago
- ☆12Jan 13, 2022Updated 4 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Verilog implementation of the SHA-512 hash function.☆47Jan 17, 2026Updated 7 months ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- Saber and NTRU on M4 and AVX2☆19Jan 15, 2022Updated 4 years ago
- Software optimized implementations of GIFT and GIFT-COFB☆20Mar 29, 2022Updated 4 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 8 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- upstream: https://github.com/RALC88/gem5☆34May 30, 2023Updated 3 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14Aug 7, 2026Updated 3 weeks ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- All Digital Phase-Locked Loop☆15May 22, 2023Updated 3 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- SKINNY tweakable block cipher☆22Jan 24, 2024Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Zen Protocol Standard Library☆10Sep 13, 2021Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- ☆20Jan 13, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Jan 24, 2022Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 8 years ago
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆15Apr 8, 2026Updated 4 months ago
- Achieve RSA4096 with C language☆15Oct 9, 2018Updated 7 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆33Oct 14, 2020Updated 5 years ago
- ☆15Oct 25, 2024Updated last year
- ☆12May 22, 2016Updated 10 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 10 years ago
- ☆13Apr 9, 2018Updated 8 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆17Oct 25, 2017Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- SHA3 (KECCAK)☆20Jul 17, 2014Updated 12 years ago
- Source files used for the Cedille Cast videos☆12Dec 28, 2025Updated 8 months ago