secworks / sha3Links
FIPS 202 compliant SHA-3 core in Verilog
☆23Updated 5 years ago
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- ☆82Updated last year
- ☆13Updated 10 years ago
- ☆20Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Chisel implementation of AES☆24Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Updated last year
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆36Updated this week
- CNN accelerator☆29Updated 8 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Verilog implementation of the SHA-512 hash function.☆44Updated 3 weeks ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 6 years ago
- ☆20Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 3 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 9 years ago
- ☆29Updated 8 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- SHA3 (KECCAK)☆18Updated 11 years ago