secworks / sha3
FIPS 202 compliant SHA-3 core in Verilog
☆18Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for sha3
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- A Hardware Implemented Poseidon Hasher☆18Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 5 years ago
- ☆76Updated 8 months ago
- Chisel implementation of AES☆23Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆35Updated 4 years ago
- ☆20Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆43Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated last month
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- ☆17Updated 4 months ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- ☆24Updated 3 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆14Updated 2 years ago
- ☆15Updated 2 months ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- Defense/Attack PUF Library (DA PUF Library)☆46Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆53Updated 3 years ago
- Parametric NTT/INTT Hardware Generator☆59Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆25Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 4 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆20Updated 2 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 6 years ago
- ☆12Updated 9 years ago
- This script generates and analyzes prefix tree adders.☆36Updated 3 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆39Updated 9 years ago
- Hardware implementation of ORAM☆22Updated 7 years ago