FIPS 202 compliant SHA-3 core in Verilog
☆23Oct 8, 2020Updated 5 years ago
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- ☆12Jan 13, 2022Updated 4 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Saber and NTRU on M4 and AVX2☆18Jan 15, 2022Updated 4 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated 11 months ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago
- UVM☆13Mar 16, 2020Updated 6 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- SKINNY tweakable block cipher☆22Jan 24, 2024Updated 2 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆32Oct 14, 2020Updated 5 years ago
- Achieve RSA4096 with C language☆15Oct 9, 2018Updated 7 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 8 years ago
- ☆13Apr 24, 2015Updated 10 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- QuSoC demo projects and template☆24Mar 4, 2026Updated 2 weeks ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- SHA3 (KECCAK)☆18Jul 17, 2014Updated 11 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 8 months ago
- ☆17Updated this week
- A simple implementation of the Fast Fourier Transform and Number Theoretic Transform using Python.☆19Sep 3, 2019Updated 6 years ago
- AES encryption implementation for AVR in assembly☆22Mar 5, 2016Updated 10 years ago
- ☆15Oct 25, 2024Updated last year
- Byte-oriented AES-256 in CTR mode☆24Jul 18, 2022Updated 3 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆27Mar 11, 2022Updated 4 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆421Dec 29, 2025Updated 2 months ago
- processor for post-quantum cryptography☆17Apr 17, 2020Updated 5 years ago
- ☆15Feb 24, 2019Updated 7 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago