FIPS 202 compliant SHA-3 core in Verilog
☆23Oct 8, 2020Updated 5 years ago
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- ☆12Jan 13, 2022Updated 4 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- QuSoC demo projects and template☆24Jun 2, 2024Updated last year
- Software optimized implementations of GIFT and GIFT-COFB☆18Mar 29, 2022Updated 3 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- Saber and NTRU on M4 and AVX2☆18Jan 15, 2022Updated 4 years ago
- SKINNY tweakable block cipher☆22Jan 24, 2024Updated 2 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated 10 months ago
- SIMON and SPECK, the two lightweight block ciphers designed by the researchers from NSA☆24Jul 12, 2013Updated 12 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Aug 1, 2018Updated 7 years ago
- ☆33Nov 6, 2024Updated last year
- IPKISS is a parametric design framework focused (but not limited) to Photonic circuit design, originally constructed at Ghent University …☆30Feb 3, 2022Updated 4 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Oct 14, 2020Updated 5 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32May 23, 2024Updated last year
- A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.☆69Sep 15, 2025Updated 5 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 10 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 2 weeks ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- A collection of (Lua) scripts for Reaper that automate tasks related to sample instrument creation.☆14Nov 22, 2024Updated last year
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- UVM☆13Mar 16, 2020Updated 5 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- ☆15Oct 25, 2024Updated last year
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago