pku-liang / hestiaLinks
☆14Updated 2 months ago
Alternatives and similar repositories for hestia
Users that are interested in hestia are comparing it to the libraries listed below
Sorting:
- ☆41Updated 4 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- ☆25Updated last year
- ☆53Updated 2 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆16Updated 5 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆34Updated 5 months ago
- ☆19Updated 3 months ago
- ☆29Updated 6 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- ☆14Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆29Updated 2 months ago
- EQueue Dialect☆40Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆30Updated 2 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 3 weeks ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆15Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆23Updated 9 months ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆12Updated 10 months ago
- ☆16Updated 3 years ago
- ☆12Updated last month