Alternatives and similar repositories for hestia:

Users that are interested in hestia are comparing it to the libraries listed below

• pku-liang / ksim
  ☆39Updated last month
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆25Updated last month
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• miaochenlu / Gem5_tutorials
  ☆18Updated last year
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆19Updated 10 months ago
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆20Updated 2 months ago
• sfu-arch / X-Cache
  ☆15Updated 2 years ago
• PolyArch / gem-forge-framework
  ☆24Updated last year
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆36Updated last month
• hngenc / stellar
  ☆22Updated 3 months ago
• stanford-ppl / DAM-RS
  ☆17Updated last week
• CMU-SAFARI / Load-Inspector
  A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…
  ☆20Updated 7 months ago
• pku-liang / OriGen
  OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
  ☆14Updated 4 months ago
• yonseicasl / NPUsim
  NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
  ☆26Updated last month
• OSCPU / openperf
  ☆11Updated last week
• SwarmArch / sim
  ordspecsim: The Swarm architecture simulator
  ☆24Updated 2 years ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 2 years ago
• suchandler96 / gem5-NVDLA
  ☆28Updated 4 months ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆33Updated last year
• zeal4u / PMP
  About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.
  ☆12Updated last year
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆57Updated 4 months ago
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆11Updated last year
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆48Updated last year
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆25Updated 2 months ago
• EECS-NTNU / chipyard
  Pre-release starter template for custom Chisel projects
  ☆9Updated 4 months ago
• sfu-arch / muir
  ☆23Updated 4 years ago
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆42Updated this week
• CMU-SAFARI / Pythia-HDL
  Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …
  ☆13Updated 3 years ago