Alternatives and similar repositories for hestia:

Users that are interested in hestia are comparing it to the libraries listed below

• pku-liang / ksim
  ☆40Updated 3 months ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆27Updated 3 months ago
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆23Updated last year
• hngenc / stellar
  ☆27Updated 6 months ago
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆38Updated 3 months ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆50Updated last month
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆58Updated 6 months ago
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆30Updated 4 months ago
• PolyArch / gem-forge-framework
  ☆25Updated last year
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆19Updated last year
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆29Updated 2 weeks ago
• CMU-SAFARI / Load-Inspector
  A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…
  ☆20Updated 10 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• pku-dasys / easymac
  ☆16Updated 3 years ago
• suchandler96 / gem5-NVDLA
  ☆30Updated last month
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆18Updated 2 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆46Updated 3 years ago
• sfu-arch / X-Cache
  ☆14Updated 2 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆49Updated last year
• yonseicasl / NPUsim
  NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
  ☆34Updated 4 months ago
• miaochenlu / Gem5_tutorials
  ☆19Updated last year
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆79Updated last year
• ucb-bar / virgo
  Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
  ☆26Updated last month
• zeal4u / PMP
  About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.
  ☆14Updated 2 years ago
• stanford-ppl / DAM-RS
  ☆18Updated 2 months ago
• topanitanw / Cacti-7.0
  ☆11Updated 2 weeks ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆53Updated 3 years ago
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆68Updated last week