Alternatives and similar repositories for GraphMLIR

Users that are interested in GraphMLIR are comparing it to the libraries listed below

• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated last year
• buddy-compiler / buddy-benchmark
  Benchmark Framework for Buddy Projects
  ☆55Updated 2 months ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆102Updated this week
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆50Updated 2 years ago
• wehu / c-mlir
  A translator from c to MLIR
  ☆28Updated 3 years ago
• iml130 / mlir-emitc
  Conversions to MLIR EmitC
  ☆133Updated 9 months ago
• Xilinx / mlir-air
  ☆105Updated this week
• zhen8838 / handson-polyhedral
  tutorials about polyhedral compilation.
  ☆53Updated 7 months ago
• spcl / mlir-dace
  Data-Centric MLIR dialect
  ☆43Updated last year
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆116Updated 2 years ago
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆58Updated 5 months ago
• Xilinx / mlir-xten
  ☆15Updated last month
• NMSU-PEARL / PPT-GPU
  Performance Prediction Toolkit for GPUs
  ☆37Updated 3 years ago
• jmgorius / mlir-standalone-template
  An out-of-tree MLIR dialect template.
  ☆107Updated last year
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆61Updated 11 months ago
• TeCSAR-UNCC / gem5-SALAM
  ☆97Updated last year
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆42Updated this week
• plaidml / mlir-generator
  Generator for MLIR files from known front-ends
  ☆16Updated last year
• UCLA-VAST / Stream-HLS
  An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
  ☆47Updated last month
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆40Updated 8 months ago
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆28Updated last year
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆74Updated 3 weeks ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆50Updated 3 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆33Updated 2 years ago
• CSUS-LLVM / OptSched
  Optimizing scheduler. Combinatorial instruction scheduling project.
  ☆27Updated 2 months ago
• Xilinx / merlin-compiler
  ☆58Updated 2 years ago
• crispyberry / MLIR-Pass-Tour
  ☆11Updated 2 years ago
• Lewuathe / mlir-hello
  MLIR Sample dialect
  ☆129Updated 7 months ago
• anirudhsundar / tvm-gdb-commands
  Small set of gdb commands for useful tasks in tvm
  ☆22Updated 2 months ago
• accel-sim / gpu-app-collection
  A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.
  ☆77Updated last week