MLIR backend for optimising graph algorithms
☆17Mar 30, 2024Updated last year
Alternatives and similar repositories for GraphMLIR
Users that are interested in GraphMLIR are comparing it to the libraries listed below
Sorting:
- LLVM/MLIR based compiler instrumentation of AMD GPU kernels☆20Jul 13, 2025Updated 7 months ago
- ☆17Mar 26, 2025Updated 11 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Feb 20, 2026Updated last week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Feb 21, 2026Updated last week
- WaferLLM: Large Language Model Inference at Wafer Scale☆90Jan 7, 2026Updated last month
- An MLIR-based compiler framework bridges DSLs (domain-specific languages) to DSAs (domain-specific architectures).☆695Updated this week
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- custom controller☆11Jan 3, 2024Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆13May 8, 2025Updated 9 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆89Aug 12, 2025Updated 6 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Aug 5, 2022Updated 3 years ago
- ☆14Oct 30, 2024Updated last year
- ☆14Dec 27, 2024Updated last year
- Symbolic range analysis for LLVM.☆12Jan 10, 2016Updated 10 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆13Oct 9, 2022Updated 3 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- Compiler plugin for performance analysis of HIP applications☆13Apr 7, 2025Updated 10 months ago
- ☆15Dec 9, 2025Updated 2 months ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Dec 14, 2025Updated 2 months ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- Implement FlashAttention v2 with minimal code to learn.☆14Jun 12, 2024Updated last year
- ☆11Dec 31, 2019Updated 6 years ago
- Portable LLM - A rust library for LLM inference☆10Apr 13, 2024Updated last year
- Asynchronous semantics for architectural simulation and synthesis.☆66Jan 27, 2026Updated last month
- ☆21Oct 7, 2025Updated 4 months ago
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated last year
- RISC-V-based many-core neuromorphic architecture☆15Aug 3, 2025Updated 6 months ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- ☆15Dec 17, 2025Updated 2 months ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 2 months ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month