WaferLLM: Large Language Model Inference at Wafer Scale
☆96Jan 7, 2026Updated 2 months ago
Alternatives and similar repositories for WaferLLM
Users that are interested in WaferLLM are comparing it to the libraries listed below
Sorting:
- The wafer-native AI accelerator simulation platform and inference engine.☆52Jan 1, 2026Updated 2 months ago
- ☆34Oct 21, 2025Updated 5 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- A Triton-only attention backend for vLLM☆24Feb 11, 2026Updated last month
- ☆27Feb 27, 2025Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆13Nov 23, 2024Updated last year
- ☆24May 9, 2025Updated 10 months ago
- ☆65Apr 26, 2025Updated 10 months ago
- ☆15Nov 11, 2024Updated last year
- ☆76Sep 15, 2025Updated 6 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- triton for dsa☆60Updated this week
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- ☆39Oct 14, 2025Updated 5 months ago
- ☆53Mar 3, 2026Updated 2 weeks ago
- CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Jun 24, 2025Updated 8 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆58Nov 22, 2023Updated 2 years ago
- ☆26Feb 28, 2025Updated last year
- ☆16Feb 24, 2026Updated 3 weeks ago
- WeChat official account crawler 微信公众号爬虫☆12Apr 13, 2024Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- ☆53Feb 24, 2026Updated 3 weeks ago
- ☆32Jul 2, 2025Updated 8 months ago
- ☆231Oct 24, 2025Updated 4 months ago
- An efficient implementation of the NSA (Native Sparse Attention) kernel☆131Jun 24, 2025Updated 8 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Mar 12, 2025Updated last year
- Triton adapter for Ascend. Mirror of https://gitcode.com/ascend/triton-ascend☆115Updated this week
- Debugging PyO3 with Visual Studio Code☆16Apr 5, 2025Updated 11 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated last week
- Asynchronous semantics for architectural simulation and synthesis.☆66Jan 27, 2026Updated last month
- a robust metric (robust fidelity) for XGNN (ICLR24)☆12Jun 3, 2025Updated 9 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- ☆34Nov 6, 2024Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 11 months ago
- Tigon: A Distributed Database for a CXL Pod [OSDI '25]☆45Nov 25, 2025Updated 3 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆94Mar 2, 2026Updated 2 weeks ago