WaferLLM: Large Language Model Inference at Wafer Scale
☆90Jan 7, 2026Updated last month
Alternatives and similar repositories for WaferLLM
Users that are interested in WaferLLM are comparing it to the libraries listed below
Sorting:
- A Triton-only attention backend for vLLM☆24Feb 11, 2026Updated 2 weeks ago
- ☆32Oct 21, 2025Updated 4 months ago
- ☆17Mar 26, 2025Updated 11 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- ☆15Nov 11, 2024Updated last year
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- ☆15Updated this week
- ☆24May 9, 2025Updated 9 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- The wafer-native AI accelerator simulation platform and inference engine.☆50Jan 1, 2026Updated 2 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ☆27Feb 27, 2025Updated last year
- CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Jun 24, 2025Updated 8 months ago
- ☆65Apr 26, 2025Updated 10 months ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆14Nov 23, 2024Updated last year
- ☆32Jul 2, 2025Updated 8 months ago
- Wave: Python Domain-Specific Language for High Performance Machine Learning☆45Updated this week
- MLIR backend for optimising graph algorithms☆17Mar 30, 2024Updated last year
- A Top-Down Profiler for GPU Applications☆22Feb 29, 2024Updated 2 years ago
- ☆74Sep 15, 2025Updated 5 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Book reading☆16Jun 5, 2020Updated 5 years ago
- ☆35Oct 14, 2025Updated 4 months ago
- ☆44Updated this week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Mar 12, 2025Updated 11 months ago
- ☆57Nov 29, 2025Updated 3 months ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- An efficient implementation of the NSA (Native Sparse Attention) kernel☆129Jun 24, 2025Updated 8 months ago
- PerFlow-AI is a programmable performance analysis, modeling, prediction tool for AI system.☆29Feb 3, 2026Updated 3 weeks ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆89Aug 12, 2025Updated 6 months ago
- ☆224Oct 24, 2025Updated 4 months ago
- [VLDB'23] A Skew-Resistant Index for Processing-in-Memory☆26Jan 5, 2026Updated last month
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"☆21Nov 6, 2024Updated last year
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆56May 29, 2024Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- Asynchronous semantics for architectural simulation and synthesis.☆66Jan 27, 2026Updated last month
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Oct 23, 2025Updated 4 months ago