Hardware Assisted IEEE 1588 IP Core
☆30Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for ha1588
Users that are interested in ha1588 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 本文是关于2023年全国大学生电子设计竞赛题H题国一的源码，时间紧凑代码效率稍低，但功能绝对好使，希望能得到补充☆10Sep 26, 2025Updated 10 months ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆92May 4, 2017Updated 9 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆20Nov 7, 2019Updated 6 years ago
- FPGA-based open-source network tester☆18Aug 5, 2014Updated 12 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 5 months ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Aug 6, 2026Updated last week
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- ☆14Jul 20, 2026Updated 3 weeks ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PID controller☆25Jul 17, 2014Updated 12 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- ☆11Jun 6, 2021Updated 5 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆3,071Feb 27, 2025Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A tutorial of model quantization using TensorFlow☆11Aug 2, 2021Updated 5 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆25Nov 8, 2019Updated 6 years ago
- xilinx的zynq开源硬件和软件☆19Aug 11, 2020Updated 6 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆80Mar 6, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- DVB-S2 LDPC Decoder☆30Jul 17, 2014Updated 12 years ago
- Utility to disable SFP Module Qualification on Intel XL710 network cards☆18Feb 10, 2017Updated 9 years ago
- Introduction to Open Source Networking Technologies EDX MOOC☆16Jun 12, 2020Updated 6 years ago
- ☆14Mar 12, 2021Updated 5 years ago
- Show lyrics when u listen music by Yesplaymusic☆12Oct 11, 2024Updated last year
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- Quartus Lite docker☆38Sep 26, 2020Updated 5 years ago