Hardware Assisted IEEE 1588 IP Core
☆29Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for ha1588
Users that are interested in ha1588 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- 本文是关于2023年全国大学生电子设计竞赛题H题国一的源码，时间紧凑代码效率稍低，但功能绝对好使，希望能得到补充☆10Sep 26, 2025Updated last year
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- PID controller☆25Jul 17, 2014Updated 12 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆17Apr 17, 2025Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- DC-SCM LTPI Reference Implementation☆27Jan 13, 2026Updated 9 months ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- ☆92May 4, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago
- Verilog 8b10b encoder/decoder☆12Mar 11, 2025Updated last year
- ☆14Jul 20, 2026Updated 3 months ago
- ☆18Apr 7, 2022Updated 4 years ago
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆16Jan 15, 2024Updated 2 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated 2 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- The project uses a PCIe-Card for FPGA based zlib acceleration. This project provides a hardware accelerated version of zLib based compr…☆18Oct 23, 2019Updated 7 years ago
- Verilog Ethernet components for FPGA implementation☆3,145Feb 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- EtherPIPE: an Ethernet character device for packet processing☆17Dec 27, 2014Updated 11 years ago
- This is a Vivado project to create an IoT device with ZYBO (Zynq).☆13Jan 18, 2018Updated 8 years ago
- A Python wrapper for FTDI's D3XX library.☆14Sep 22, 2026Updated last month
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- 记录自己日常学习工程中所涉及到的一些电力电子变换器相关的仿真和设计原档。☆15Jun 10, 2022Updated 4 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆79Jan 29, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- xilinx的zynq开源硬件和软件☆19Aug 11, 2020Updated 6 years ago
- Hardware implementation (Verilog) and Software Implementation (MATLAB) of IEEE's 802.11a standard for transmitter and receiver sides of W…☆15Feb 19, 2022Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 11 years ago
- Quartus Lite docker☆38Sep 26, 2020Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆35Aug 31, 2020Updated 6 years ago
- C++ realization of IEC-60870-5-104 for LPC1768+FreeRTOS+lwIP☆13Apr 29, 2015Updated 11 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago