marph91 / pico-png
PNG encoder, implemented in VHDL
☆23Updated last year
Alternatives and similar repositories for pico-png:
Users that are interested in pico-png are comparing it to the libraries listed below
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- UART -> AXI Bridge☆60Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- ☆33Updated last year
- ☆25Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- MIPI CSI-2 RX☆31Updated 3 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- Extensible FPGA control platform☆59Updated last year
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- UART models for cocotb☆26Updated 2 years ago
- ☆56Updated 2 years ago
- ☆26Updated last year
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆28Updated 4 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 6 months ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆62Updated 4 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆61Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- An example Python-based MDV testbench for apbi2c core☆30Updated 8 months ago