marph91 / pico-png
PNG encoder, implemented in VHDL
☆23Updated last year
Alternatives and similar repositories for pico-png:
Users that are interested in pico-png are comparing it to the libraries listed below
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- ☆25Updated 3 years ago
- AXI Stream UART (verilog)☆11Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Verilog Ethernet Switch (layer 2)☆43Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆51Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- UART models for cocotb☆28Updated 2 years ago
- ☆21Updated 2 weeks ago
- Verilog RTL Design☆34Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 5 months ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated 5 months ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- ☆26Updated last year
- ☆33Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- I2C models for cocotb☆34Updated last month
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- ☆24Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago