PNG encoder, implemented in VHDL
☆24Mar 30, 2024Updated 2 years ago
Alternatives and similar repositories for pico-png
Users that are interested in pico-png are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Oct 12, 2026Updated 3 weeks ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- A hardware MJPEG encoder and RTP transmitter☆49Jan 15, 2020Updated 6 years ago
- A simple JPEG2000 hardware encoder☆29Sep 29, 2020Updated 6 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- ☆33Jul 15, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- JPEG Encoder Verilog☆84Oct 31, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- The BT656_out module is a configurable BT.656 video encoder that supports both 8-bit and 10-bit video output formats. This implementation…☆16Jan 6, 2026Updated 10 months ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 7 years ago
- ASCII art figures can be parsed and output as SVG, PNG, JPEG, PDF and more. This project provides a python package and a command line scr…☆20Jul 5, 2017Updated 9 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 9 years ago
- This is the mirror of GNU Go. The source code is for study.☆11May 26, 2017Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.☆13Mar 11, 2017Updated 9 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago