qiujiandong / srio-controllerLinks
在FPGA上实现SRIO收发控制器
☆11Updated 3 years ago
Alternatives and similar repositories for srio-controller
Users that are interested in srio-controller are comparing it to the libraries listed below
Sorting:
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- AXI总线连接器☆105Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Bitmap Processing Library & AXI-Stream Video Image VIP☆34Updated 3 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆211Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆49Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- image processing based FPGA☆116Updated 4 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- 文档编写☆13Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆111Updated last year
- fpga跑sobel识别算法☆41Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆28Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated 2 weeks ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆32Updated last year
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- ☆69Updated 9 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago