rafael1193 / spiceguiLinks
Graphical user interface for circuit simulation on GNU/Linux using ngspice
☆17Updated 9 years ago
Alternatives and similar repositories for spicegui
Users that are interested in spicegui are comparing it to the libraries listed below
Sorting:
- DyRACT Open Source Repository☆16Updated 9 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 11 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- Free open source EDA tools☆66Updated 6 years ago
- VerilogCreator is a QtCreator based IDE for Verilog 2005☆171Updated 3 years ago
- Git Mirror of Yann Morin's kconfig-frontends project☆19Updated 12 years ago
- A C to verilog compiler☆52Updated 10 years ago
- gnucap mirror (read only)☆29Updated 2 weeks ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- NuttX with Project Ara bridge ASIC and board support☆32Updated 9 years ago
- Java virtual machine implementation that converts class files into C source files (HISTORICAL)☆16Updated 10 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don …☆10Updated 9 years ago
- Digital/Analog Circuit Design and Simulation System for Windows☆28Updated 6 years ago
- clone from geda-project☆19Updated last month
- Linux Kernel configuration tools - Windows Port☆21Updated 11 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆60Updated 10 years ago
- A digital logic simulator inspired by Logisim.☆50Updated 4 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- C++ command shell library☆53Updated last year
- Digital Waveform Viewer☆17Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- FPGA LVDS LCD driver☆15Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- RISC-V assembler/simulator with GUI☆14Updated 3 years ago
- Port of the Yocto Project to the RISC-V ISA☆61Updated 6 years ago