Alternatives and similar repositories for spicegui

Users that are interested in spicegui are comparing it to the libraries listed below

• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆50Updated 4 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆14Updated 3 years ago
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Updated 5 years ago
• bert / pcb
  clone from geda-project
  ☆19Updated last month
• gnucap / gnucap
  gnucap mirror (read only)
  ☆29Updated 3 weeks ago
• judefdiv / gdscpp
  C++ library to create and read GDSII file
  ☆23Updated last year
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆20Updated 11 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• srathbun / example-parser
  This is an example parser written in flex and bison
  ☆12Updated 13 years ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 6 years ago
• freand76 / digsim
  An interactive digital logic simulator with verilog support (Yosys)
  ☆26Updated 2 weeks ago
• msoeken / alice
  C++ command shell library
  ☆53Updated last year
• vygr / C-PCB
  C++14 PCB autorouter
  ☆81Updated last year
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• udif / ctoverilog
  A C to verilog compiler
  ☆52Updated 10 years ago
• pulp-platform / pulp-freertos
  FreeRTOS for PULP
  ☆16Updated 2 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• rochus-keller / VerilogCreator
  VerilogCreator is a QtCreator based IDE for Verilog 2005
  ☆171Updated 3 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆54Updated 4 years ago
• jbush001 / ChiselGPU
  Experiments with fixed function renderers and Chisel HDL
  ☆59Updated 6 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆36Updated 4 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 9 months ago
• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆28Updated 6 years ago
• ashleynewson / SmartSim
  Design and simulate digital logic circuits of varying complexity.
  ☆189Updated 2 years ago
• aeste / aemb
  Multi-threaded 32-bit embedded core family.
  ☆24Updated 13 years ago
• riscvarchive / riscv-clang
  ☆26Updated 6 years ago
• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆10Updated 9 years ago