rafael1193 / spiceguiLinks
Graphical user interface for circuit simulation on GNU/Linux using ngspice
☆17Updated 8 years ago
Alternatives and similar repositories for spicegui
Users that are interested in spicegui are comparing it to the libraries listed below
Sorting:
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- gnucap mirror (read only)☆27Updated last week
- Git Mirror of Yann Morin's kconfig-frontends project☆19Updated 12 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Updated 5 years ago
- tinysh: minimal shell☆30Updated 13 years ago
- A digital logic simulator inspired by Logisim.☆49Updated 4 years ago
- C++ command shell library☆53Updated 11 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Free open source EDA tools☆66Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- clone from geda-project☆20Updated 2 months ago
- Simple schematic/diagram editor☆36Updated last week
- AltOr32 - Alternative Lightweight OpenRisc CPU☆12Updated 9 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- VerilogCreator is a QtCreator based IDE for Verilog 2005☆173Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A combinational logic circuit design and simulation app for Windows written in C++ using CMU graphics library.☆28Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- A python library for ngspice☆12Updated 3 years ago
- BabbleSim base/common components. Any BabbleSim user will want some of these.☆17Updated 2 months ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆44Updated 3 months ago
- C++14 PCB autorouter☆81Updated last year
- Port of the Yocto Project to the RISC-V ISA☆62Updated 6 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- SPICE based IBIS simulation☆14Updated 8 months ago
- RISC-V assembler/simulator with GUI☆13Updated 3 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Multi-threaded 32-bit embedded core family.☆24Updated 13 years ago
- NuttX with Project Ara bridge ASIC and board support☆32Updated 9 years ago