Alternatives and similar repositories for spicegui:

Users that are interested in spicegui are comparing it to the libraries listed below

• bert / pcb
  historical clone from geda-project
  ☆15Updated 5 months ago
• modelica-3rdparty / SPICELib
  Free library with some of the modeling and analysis capabilities of the electric circuit simulator PSPICE.
  ☆15Updated 11 years ago
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆12Updated 5 years ago
• teeshina / soc_leon3
  System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.
  ☆11Updated 12 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• Qucs / qucsator
  Circuit simulator of the Qucs project
  ☆27Updated 2 months ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• marsohod4you / Amber-Marsohod2
  Port of Amber ARM Core project to Marsohod2 platform
  ☆12Updated 5 years ago
• freecores / zpu
  ZPU - the worlds smallest 32 bit CPU with GCC toolchain
  ☆16Updated 10 years ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• parallella / axi-csi-rx
  AXI MIPI CSI2 RX FPGA core and kernel driver
  ☆8Updated 9 years ago
• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆25Updated 6 years ago
• ultraembedded / altor32
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆12Updated 9 years ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆26Updated last year
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆19Updated 10 years ago
• riscvarchive / riscv-strace
  RISC-V strace port
  ☆13Updated 8 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 4 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆16Updated last week
• The-OpenROAD-Project / Birds-of-a-Feather-Open-Source-Academic-EDA-Software
  Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !
  ☆12Updated 5 years ago
• dlbeer / libdlb
  Intrusive data structures and asynchronous IO library
  ☆19Updated 4 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 3 weeks ago
• aeste / aemb
  Multi-threaded 32-bit embedded core family.
  ☆24Updated 12 years ago
• akukulanski / ADC_Sigma_Delta_VHDL
  Sigma-Delta Analog to Digital Converter in FPGA (VHDL)
  ☆15Updated 7 years ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• kaigai / gpuinfo
  A utility to dump GPU's property
  ☆6Updated 10 years ago
• willemt / skiplist
  Dictionary implemented through a skiplist
  ☆15Updated 10 years ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 5 years ago
• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆48Updated 3 years ago
• JulNadeauCA / FabBSD
  Unix-like operating system for CNC / Machine Control applications
  ☆10Updated 6 years ago