rafael1193 / spicegui
Graphical user interface for circuit simulation on GNU/Linux using ngspice
☆16Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for spicegui
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 4 years ago
- clone from geda-project.org☆14Updated 2 months ago
- RISC-V port of LLVM Linker☆24Updated 6 years ago
- gnucap mirror (read only)☆19Updated 2 weeks ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆15Updated last year
- DyRACT Open Source Repository☆16Updated 8 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- RISC-V strace port☆13Updated 8 years ago
- C to LLVM / Python compiler☆10Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Obtain a pointer to the struct that contains the struct member☆20Updated 9 years ago
- System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.☆11Updated 12 years ago
- Digital/Analog Circuit Design and Simulation System for Windows☆25Updated 5 years ago
- Any code related to AMDGPUs☆8Updated 6 years ago
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 6 years ago
- Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…☆12Updated 8 years ago
- Synthesiser for Asynchronous Verilog Language☆19Updated 10 years ago
- A utility to dump GPU's property☆6Updated 9 years ago
- Magic VLSI Layout Tool☆19Updated 5 years ago
- Dictionary implemented through a skiplist☆15Updated 10 years ago
- A linker script generator for SiFive's Freedom platform☆32Updated 3 years ago
- Intrusive data structures and asynchronous IO library☆19Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Open source EDA chip design flow☆46Updated 7 years ago
- A Verilog parser for Haskell.☆33Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆15Updated last week