rafael1193 / spiceguiLinks
Graphical user interface for circuit simulation on GNU/Linux using ngspice
☆17Updated 8 years ago
Alternatives and similar repositories for spicegui
Users that are interested in spicegui are comparing it to the libraries listed below
Sorting:
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- clone from geda-project☆18Updated 2 weeks ago
- Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…☆12Updated 8 years ago
- Verilog PreProcessor.☆10Updated 9 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- gnucap mirror (read only)☆26Updated 2 weeks ago
- Free library with some of the modeling and analysis capabilities of the electric circuit simulator PSPICE.☆14Updated 12 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 7 years ago
- Circuit simulator of the Qucs project☆29Updated 6 months ago
- Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)☆25Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Simple and fast drop-in replacements for the stdlib's strstr() and memmem() sub-sequence search functions.☆11Updated 10 years ago
- Magic VLSI Layout Tool☆21Updated 5 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- RISC-V port of LLVM Linker☆24Updated 6 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Updated 10 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- GDSII file format links☆13Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Python bindings for ngspice simulation engine☆69Updated 5 years ago
- A JIT compiler for the BASIC programming language☆12Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Updated 9 years ago
- Utilities for MyHDL☆19Updated last year
- A utility to dump GPU's property☆6Updated 10 years ago
- A small implementation of a regular expression matching engine, written in standard C11.☆13Updated 8 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- Dictionary implemented through a skiplist☆15Updated 11 years ago