Alternatives and similar repositories for spicegui

Users that are interested in spicegui are comparing it to the libraries listed below

• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆20Updated 10 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆50Updated 4 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆14Updated 3 years ago
• gnucap / gnucap
  gnucap mirror (read only)
  ☆29Updated last month
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Updated 5 years ago
• udif / ctoverilog
  A C to verilog compiler
  ☆52Updated 10 years ago
• knowm / jspice
  JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing…
  ☆61Updated 4 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• srathbun / example-parser
  This is an example parser written in flex and bison
  ☆12Updated 13 years ago
• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆28Updated 6 years ago
• msoeken / alice
  C++ command shell library
  ☆53Updated last year
• jameswalmsley / kconfig-frontends
  Git Mirror of Yann Morin's kconfig-frontends project
  ☆19Updated 12 years ago
• bert / pcb
  clone from geda-project
  ☆20Updated 4 months ago
• vygr / C-PCB
  C++14 PCB autorouter
  ☆81Updated last year
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• aeste / aemb
  Multi-threaded 32-bit embedded core family.
  ☆24Updated 13 years ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 8 years ago
• clothbot / Pyvams
  Python Verilog-AMS Parser
  ☆12Updated 10 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆61Updated 6 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 4 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• ReconOS / reconos
  ReconOS - Operating System for Reconfigurable Hardware
  ☆29Updated 3 years ago
• freand76 / digsim
  An interactive digital logic simulator with verilog support (Yosys)
  ☆25Updated 2 weeks ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 6 years ago
• judefdiv / gdscpp
  C++ library to create and read GDSII file
  ☆22Updated last year
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• jbush001 / ChiselGPU
  Experiments with fixed function renderers and Chisel HDL
  ☆59Updated 6 years ago