rafael1193 / spiceguiLinks
Graphical user interface for circuit simulation on GNU/Linux using ngspice
☆17Updated 8 years ago
Alternatives and similar repositories for spicegui
Users that are interested in spicegui are comparing it to the libraries listed below
Sorting:
- gnucap mirror (read only)☆27Updated last week
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- Free open source EDA tools☆66Updated 5 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- A digital logic simulator inspired by Logisim.☆49Updated 4 years ago
- C++14 PCB autorouter☆81Updated last year
- Digital/Analog Circuit Design and Simulation System for Windows☆28Updated 6 years ago
- tinysh: minimal shell☆30Updated 13 years ago
- C++ command shell library☆53Updated 10 months ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- A Verilog parser for Haskell.☆35Updated 4 years ago
- An interactive digital logic simulator with verilog support (Yosys)☆22Updated last week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆60Updated 10 years ago
- RISC-V port of LLVM Linker☆24Updated 7 years ago
- SPICE netlist visualizer☆62Updated 2 weeks ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- VerilogCreator is a QtCreator based IDE for Verilog 2005☆173Updated 3 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Updated 3 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 8 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago
- clone from geda-project☆20Updated 2 months ago
- FPGA 101 - Workshop materials☆76Updated 6 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 13 years ago
- RISC-V assembler/simulator with GUI☆13Updated 3 years ago