Alternatives and similar repositories for spicegui

Users that are interested in spicegui are comparing it to the libraries listed below

• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Updated 5 years ago
• bert / pcb
  clone from geda-project
  ☆19Updated 2 months ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 10 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆14Updated 3 years ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 6 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆54Updated 4 years ago
• udif / ctoverilog
  A C to verilog compiler
  ☆52Updated 10 years ago
• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆50Updated 4 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• grantae / mips32r1_xum
  A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…
  ☆60Updated 10 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• ultraembedded / altor32
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Updated 10 years ago
• gnucap / gnucap
  gnucap mirror (read only)
  ☆30Updated last week
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 7 years ago
• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆10Updated 9 years ago
• freand76 / digsim
  An interactive digital logic simulator with verilog support (Yosys)
  ☆26Updated last week
• msoeken / alice
  C++ command shell library
  ☆52Updated last year
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• pulp-platform / pulp-freertos
  FreeRTOS for PULP
  ☆16Updated 2 years ago
• ReconOS / reconos
  ReconOS - Operating System for Reconfigurable Hardware
  ☆29Updated 3 years ago
• marsohod4you / Amber-Marsohod2
  Port of Amber ARM Core project to Marsohod2 platform
  ☆13Updated 6 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 10 months ago
• srathbun / example-parser
  This is an example parser written in flex and bison
  ☆12Updated 13 years ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 8 years ago
• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆28Updated 7 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆15Updated 6 months ago
• thethumbler / avr-tcc
  Tiny C Compiler for AVR architecture
  ☆13Updated 8 years ago