tomtor / rust-litexLinks
Running Rust on the (Linux) Litex VexRiscv FPGA SOC
☆13Updated 3 weeks ago
Alternatives and similar repositories for rust-litex
Users that are interested in rust-litex are comparing it to the libraries listed below
Sorting:
- A Rust embedded HAL crate for LiteX cores☆30Updated last week
- ☆30Updated 2 years ago
- Rust on the Zynq UltraScale+ MPSoC☆42Updated 6 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Hardware Abstract Layer for BL602 RISC-V WiFi + BLE SoC in embedded Rust☆78Updated last year
- A Rust library for talking to J-Link USB devices☆41Updated last year
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated last month
- RP2040 bootloader in Rust☆45Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 7 months ago
- usb-device implementation for Synopsys USB OTG IP cores☆46Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated 2 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- ☆22Updated 3 years ago
- Peripheral access crate for GD32VF103☆36Updated 7 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- iCE40 FPGA, SPI flash, and CMSIS-DAP SWD programmer☆69Updated 4 years ago
- ☆45Updated last month
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆65Updated last year
- A real-time operating system for microcontrollers written in Rust. (GitLab Mirror)☆16Updated 2 years ago
- A CMSIS-DAP implementation in pure Rust.☆79Updated last year
- Hardware abstract layer (HAL) `embedded-hal` for RISC-V microcontroller GD32VF103 in Rust. Contributions welcomed!☆62Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- verilog core for ws2812 leds☆33Updated 3 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- Peripheral access API for Allwinner SoCs generated from unofficial SVD file☆25Updated 2 weeks ago
- JLINK RTT debugger support for rust☆18Updated 5 years ago