standardsemiconductor / lionLinks
Where Lions Roam: RISC-V on the VELDT
☆258Updated 2 months ago
Alternatives and similar repositories for lion
Users that are interested in lion are comparing it to the libraries listed below
Sorting:
- A collection of common Bluespec interfaces/modules.☆102Updated last year
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- Haskell library for hardware description☆104Updated 2 months ago
- A core language for rule-based hardware design 🦑☆162Updated last week
- Fearless hardware design☆183Updated 2 months ago
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆74Updated 2 years ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆362Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆175Updated 8 months ago
- The cuteness implementation of a dependently typed language.☆193Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated 2 weeks ago
- Bluespec Compiler (BSC)☆1,054Updated 3 weeks ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated last month
- A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.☆59Updated 4 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- A collection of reusable Clash designs/examples☆53Updated last year
- A graphical interactive proof assistant designed for education☆169Updated 11 months ago
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆447Updated 3 months ago
- Éole, a Lévy-optimal lambda calculus evaluator without oracle☆113Updated 5 years ago
- Main page☆32Updated 5 years ago
- VRoom! RISC-V CPU☆511Updated last year
- Galois RISC-V ISA Formal Tools☆60Updated 2 months ago
- UPduino 3.0: new 4 layer layout, various other improvements☆343Updated 9 months ago
- Proofs in Coq for the book Reflective Programs in Tree Calculus☆180Updated 4 years ago
- The SiFive wake build tool☆91Updated last week