standardsemiconductor / lion
Where Lions Roam: RISC-V on the VELDT
☆257Updated 7 months ago
Alternatives and similar repositories for lion:
Users that are interested in lion are comparing it to the libraries listed below
- A collection of common Bluespec interfaces/modules.☆96Updated 10 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- Haskell library for hardware description☆102Updated 3 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆71Updated 2 years ago
- A core language for rule-based hardware design 🦑☆147Updated 4 months ago
- Formal specification of RISC-V Instruction Set☆99Updated 4 years ago
- Fearless hardware design☆175Updated this week
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆208Updated 10 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆362Updated last year
- Éole, a Lévy-optimal lambda calculus evaluator without oracle☆111Updated 5 years ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆342Updated 11 months ago
- The cuteness implementation of a dependently typed language.☆189Updated 2 years ago
- Bluespec Compiler (BSC)☆979Updated 3 weeks ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆149Updated 5 months ago
- ☆89Updated 4 months ago
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆427Updated 2 months ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆166Updated last week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆83Updated 5 years ago
- A compiler for Standard ML, somewhat☆202Updated 2 years ago
- Hardcaml is an OCaml library for designing hardware.☆702Updated 3 months ago
- Symbolic formula representation and solver interaction library☆156Updated this week
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 6 years ago
- The Antikernel operating system project☆117Updated 4 years ago
- Generator of runtime monitors for flight and robotics applications.☆372Updated last week
- Working Draft of the RISC-V J Extension Specification☆176Updated last week
- A collection of reusable Clash designs/examples☆49Updated last year
- Sail architecture definition language☆685Updated this week