standardsemiconductor / lionLinks
Where Lions Roam: RISC-V on the VELDT
☆265Updated last month
Alternatives and similar repositories for lion
Users that are interested in lion are comparing it to the libraries listed below
Sorting:
- A collection of common Bluespec interfaces/modules.☆103Updated last year
- Haskell library for hardware description☆106Updated 5 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- Fearless hardware design☆194Updated 5 months ago
- A formal semantics of the RISC-V ISA in Haskell☆173Updated 2 years ago
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- A core language for rule-based hardware design 🦑☆171Updated 2 months ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- A collection of reusable Clash designs/examples☆53Updated 2 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- Bluespec Compiler (BSC)☆1,077Updated last week
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Updated 3 years ago
- The cuteness implementation of a dependently typed language.☆193Updated 3 years ago
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆452Updated 6 months ago
- VRoom! RISC-V CPU☆516Updated last year
- A RiscV processor implementing the RV32I instruction set written in Clash☆56Updated 7 years ago
- A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.☆59Updated 4 years ago
- A computer for human beings.☆49Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Updated 2 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆176Updated 11 months ago
- ☆90Updated last year
- A compiler for Standard ML, somewhat☆204Updated 3 years ago
- Manythread RISC-V overlay for FPGA clusters☆39Updated 4 months ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆365Updated last year
- The SiFive wake build tool☆92Updated this week
- Time-sensitive affine types for predictable hardware generation☆148Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Updated 2 years ago
- Éole, a Lévy-optimal lambda calculus evaluator without oracle☆113Updated 6 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Updated 6 years ago