standardsemiconductor / lionLinks
Where Lions Roam: RISC-V on the VELDT
☆260Updated last month
Alternatives and similar repositories for lion
Users that are interested in lion are comparing it to the libraries listed below
Sorting:
- A collection of common Bluespec interfaces/modules.☆102Updated last year
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- Haskell library for hardware description☆104Updated last month
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- A core language for rule-based hardware design 🦑☆161Updated 3 months ago
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- Fearless hardware design☆181Updated last month
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆73Updated 2 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 weeks ago
- The cuteness implementation of a dependently typed language.☆193Updated 2 years ago
- Éole, a Lévy-optimal lambda calculus evaluator without oracle☆113Updated 5 years ago
- Bluespec Compiler (BSC)☆1,050Updated this week
- Galois RISC-V ISA Formal Tools☆61Updated last month
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆173Updated 7 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆161Updated 2 months ago
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆444Updated 2 months ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆361Updated last year
- Proofs in Coq for the book Reflective Programs in Tree Calculus☆177Updated 4 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- A compiler for Standard ML, somewhat☆203Updated 3 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated last year
- A collection of reusable Clash designs/examples☆53Updated last year
- Time-sensitive affine types for predictable hardware generation☆145Updated 3 weeks ago
- Sail architecture definition language☆787Updated this week
- Flexible and Constant Time Programming Language☆201Updated 3 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- A graphical interactive proof assistant designed for education☆169Updated 10 months ago
- Haskell re-implementation of STOKE, the stochastic superoptimizer☆63Updated 6 years ago