standardsemiconductor / lionLinks
Where Lions Roam: RISC-V on the VELDT
☆260Updated 10 months ago
Alternatives and similar repositories for lion
Users that are interested in lion are comparing it to the libraries listed below
Sorting:
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 5 years ago
- Fearless hardware design☆176Updated last month
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- A core language for rule-based hardware design 🦑☆156Updated 2 weeks ago
- Haskell library for hardware description☆104Updated 2 weeks ago
- A formal semantics of the RISC-V ISA in Haskell☆167Updated last year
- A collection of common Bluespec interfaces/modules.☆101Updated last year
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆73Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆219Updated last year
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆349Updated last year
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- VRoom! RISC-V CPU☆505Updated 9 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆85Updated 5 years ago
- Working Draft of the RISC-V J Extension Specification☆187Updated last month
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- Sail architecture definition language☆747Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆417Updated 3 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆155Updated last week
- Bluespec Compiler (BSC)☆1,022Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆370Updated last year
- The cuteness implementation of a dependently typed language.☆190Updated 2 years ago
- ☆247Updated 2 years ago
- Éole, a Lévy-optimal lambda calculus evaluator without oracle☆112Updated 5 years ago
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆434Updated 2 months ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆171Updated 4 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- The Zylin ZPU☆244Updated 10 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- A compiler for Standard ML, somewhat☆203Updated 3 years ago
- UPduino 3.0: new 4 layer layout, various other improvements☆337Updated 5 months ago