Alternatives and similar repositories for lion:

Users that are interested in lion are comparing it to the libraries listed below

• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• cucapra / filament
  Fearless hardware design
  ☆172Updated this week
• sifive / Kami
  Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…
  ☆199Updated 4 years ago
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆96Updated 9 months ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆98Updated 4 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆101Updated 2 months ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆160Updated last year
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆146Updated 3 months ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆69Updated 2 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆360Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆83Updated 5 years ago
• howerj / forth-cpu
  A Forth CPU and System on a Chip, based on the J1, written in VHDL
  ☆337Updated 10 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆208Updated 9 months ago
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆165Updated 2 months ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆146Updated 4 months ago
• rems-project / sail
  Sail architecture definition language
  ☆660Updated this week
• janestreet / hardcaml
  Hardcaml is an OCaml library for designing hardware.
  ☆688Updated 2 months ago
• caotic123 / PomPom-Language
  The cuteness implementation of a dependently typed language.
  ☆189Updated 2 years ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆970Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆138Updated 6 months ago
• sifive / RiscvSpecFormal
  The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…
  ☆76Updated 4 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆173Updated this week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆490Updated 4 months ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆52Updated 6 years ago
• openpower-cores / a2i
  ☆245Updated 2 years ago
• SomewhatML / sml-compiler
  A compiler for Standard ML, somewhat
  ☆202Updated 2 years ago
• zylin / zpu
  The Zylin ZPU
  ☆241Updated 9 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆515Updated this week