Where Lions Roam: RISC-V on the VELDT
☆265Dec 15, 2025Updated 2 months ago
Alternatives and similar repositories for lion
Users that are interested in lion are comparing it to the libraries listed below
Sorting:
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆28Dec 4, 2022Updated 3 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆56Apr 11, 2018Updated 7 years ago
- ☆11Nov 2, 2021Updated 4 years ago
- Library code for upcoming RetroClash book☆10Feb 22, 2025Updated last year
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,585Updated this week
- Projects to get started with Clash☆32Jan 14, 2026Updated last month
- Haskell library for hardware description☆106Aug 18, 2025Updated 6 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- ☆18Dec 2, 2025Updated 3 months ago
- Accessing Agda's interaction mode via command line & external tactic for Agda.☆28Nov 12, 2025Updated 3 months ago
- A collection of reusable Clash designs/examples☆53Jan 28, 2024Updated 2 years ago
- Compositional type checking for Haskell☆38Apr 14, 2011Updated 14 years ago
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- ☆16Feb 18, 2025Updated last year
- Superscalar RISC-V processor written in Clash.☆35Aug 23, 2022Updated 3 years ago
- Label dependent dependent session types☆16May 2, 2024Updated last year
- Efficient Haskell effect handlers based on evidence translation.☆86Jul 19, 2021Updated 4 years ago
- Where Lions Roam: Haskell & Hardware on VELDT☆22Dec 15, 2025Updated 2 months ago
- Hot swapping compiled code while keeping a websocket connection open☆26May 24, 2016Updated 9 years ago
- GHC Whole Program Compiler and External STG IR tooling☆120Oct 24, 2025Updated 4 months ago
- A compiler from mini-STG to Wasm (**far from complete**)☆14Jun 13, 2017Updated 8 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- Funny little Haskell impl☆18Oct 28, 2020Updated 5 years ago
- VRoom! RISC-V CPU☆518Sep 2, 2024Updated last year
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆78Jan 19, 2021Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- ☆30Mar 2, 2021Updated 5 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Jun 1, 2021Updated 4 years ago
- A dependent type theory with user defined data types☆47Oct 1, 2021Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Updated this week
- A graphical interactive proof assistant designed for education☆170Nov 21, 2024Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆244May 22, 2025Updated 9 months ago
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- ICFP tutorial☆39Jul 31, 2021Updated 4 years ago
- Cλash/Haskell FPGA-based SKI calculus evaluator☆51Jan 9, 2016Updated 10 years ago
- An efficient graph library for Haskell☆41Aug 26, 2025Updated 6 months ago
- Haskell implemented with combinators☆692Feb 20, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week