Alternatives and similar repositories for lion

Users that are interested in lion are comparing it to the libraries listed below

• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆75Updated 5 years ago
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆102Updated last year
• cucapra / filament
  Fearless hardware design
  ☆183Updated 3 months ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated 3 months ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆172Updated 2 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated this week
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆101Updated 5 years ago
• caotic123 / PomPom-Language
  The cuteness implementation of a dependently typed language.
  ☆193Updated 2 years ago
• howerj / forth-cpu
  A Forth CPU and System on a Chip, based on the J1, written in VHDL
  ☆364Updated last year
• tommythorn / Reduceron
  FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …
  ☆449Updated 4 months ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆128Updated 3 years ago
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆175Updated 9 months ago
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆59Updated 4 years ago
• SomewhatML / sml-compiler
  A compiler for Standard ML, somewhat
  ☆204Updated 3 years ago
• rems-project / sail
  Sail architecture definition language
  ☆811Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• PLSysSec / FaCT
  Flexible and Constant Time Programming Language
  ☆202Updated 3 years ago
• tinyvision-ai-inc / UPduino-v3.0
  UPduino 3.0: new 4 layer layout, various other improvements
  ☆345Updated 10 months ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆76Updated 3 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,066Updated 3 weeks ago
• ButlerOS / haskell-butler
  ☆90Updated last year
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆55Updated 7 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆53Updated last year
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆162Updated 3 weeks ago
• blynn / compiler
  The adventures of a Haskell compiler
  ☆234Updated last month
• christiaanb / contranomy
  ☆30Updated 4 years ago
• stepchowfun / proofs
  My personal repository of formally verified mathematics.
  ☆307Updated last month