standardsemiconductor / lion
Where Lions Roam: RISC-V on the VELDT
☆249Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for lion
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- A collection of common Bluespec interfaces/modules.☆96Updated 7 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- Fearless hardware design☆161Updated this week
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆66Updated last year
- A core language for rule-based hardware design 🦑☆140Updated last month
- Haskell library for hardware description☆98Updated last month
- Hardware definition language that compiles to Verilog☆105Updated 3 years ago
- A formal semantics of the RISC-V ISA in Haskell☆156Updated last year
- Hardcaml is an OCaml library for designing hardware.☆670Updated this week
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- Sail architecture definition language☆621Updated this week
- Bluespec Compiler (BSC)☆954Updated this week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆204Updated 7 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆357Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆82Updated 5 years ago
- The cuteness implementation of a dependently typed language.☆188Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- VRoom! RISC-V CPU☆480Updated 2 months ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆332Updated 8 months ago
- ☆244Updated 2 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆310Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated last month
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆163Updated last week
- Generator of runtime monitors for flight and robotics applications.☆336Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- Working Draft of the RISC-V J Extension Specification☆169Updated last month
- UPduino 3.0: new 4 layer layout, various other improvements☆328Updated 4 months ago
- A compiler for Standard ML, somewhat☆201Updated 2 years ago