Alternatives and similar repositories for lion:

Users that are interested in lion are comparing it to the libraries listed below

• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆97Updated 11 months ago
• cucapra / filament
  Fearless hardware design
  ☆176Updated this week
• blarney-lang / blarney
  Haskell library for hardware description
  ☆102Updated 4 months ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆148Updated 5 months ago
• howerj / forth-cpu
  A Forth CPU and System on a Chip, based on the J1, written in VHDL
  ☆343Updated last year
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 4 years ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆72Updated 2 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆209Updated 11 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆84Updated 5 years ago
• caotic123 / PomPom-Language
  The cuteness implementation of a dependently typed language.
  ☆189Updated 2 years ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆991Updated this week
• SomewhatML / sml-compiler
  A compiler for Standard ML, somewhat
  ☆202Updated 2 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆365Updated last year
• HerrmannM / eole
  Éole, a Lévy-optimal lambda calculus evaluator without oracle
  ☆112Updated 5 years ago
• rems-project / sail
  Sail architecture definition language
  ☆705Updated this week
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆125Updated 2 years ago
• janestreet / hardcaml
  Hardcaml is an OCaml library for designing hardware.
  ☆716Updated 4 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆321Updated 3 years ago
• tommythorn / Reduceron
  FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …
  ☆429Updated 3 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆499Updated 7 months ago
• blynn / compiler
  The adventures of a Haskell compiler
  ☆223Updated 4 months ago
• tinyvision-ai-inc / UPduino-v3.0
  UPduino 3.0: new 4 layer layout, various other improvements
  ☆332Updated 2 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆142Updated 8 months ago
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆56Updated 3 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆151Updated 6 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆523Updated last week
• openpower-cores / a2i
  ☆247Updated 2 years ago