standardsemiconductor / lionLinks
Where Lions Roam: RISC-V on the VELDT
☆264Updated last month
Alternatives and similar repositories for lion
Users that are interested in lion are comparing it to the libraries listed below
Sorting:
- A collection of common Bluespec interfaces/modules.☆103Updated last year
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- Fearless hardware design☆186Updated 5 months ago
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- Haskell library for hardware description☆106Updated 5 months ago
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- A core language for rule-based hardware design 🦑☆167Updated last month
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Updated 3 years ago
- Bluespec Compiler (BSC)☆1,070Updated last week
- Manythread RISC-V overlay for FPGA clusters☆39Updated 4 months ago
- The cuteness implementation of a dependently typed language.☆193Updated 3 years ago
- Éole, a Lévy-optimal lambda calculus evaluator without oracle☆113Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Updated 2 months ago
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆451Updated 6 months ago
- Sail architecture definition language☆827Updated this week
- Working Draft of the RISC-V J Extension Specification☆193Updated 3 weeks ago
- ☆247Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆175Updated 10 months ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆365Updated last year
- A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.☆59Updated 4 years ago
- A compiler for Standard ML, somewhat☆204Updated 3 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆375Updated 2 years ago
- ☆90Updated last year
- Cogent Project☆173Updated 10 months ago
- Proofs in Coq for the book Reflective Programs in Tree Calculus☆180Updated 4 years ago
- The Antikernel operating system project☆119Updated 5 years ago
- VRoom! RISC-V CPU☆514Updated last year