alvieboy / ZPUino-HDL
ZPUino HDL implementation
☆89Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for ZPUino-HDL
- Papilio DUO FPGA board☆28Updated 9 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- Yosys Plugins☆20Updated 5 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- ☆64Updated 11 years ago
- Open Source ZYNQ Board☆30Updated 9 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆14Updated 6 years ago
- ☆58Updated last year
- ☆20Updated 7 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- ICE40 FPGA Cape for Beaglebone☆49Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 8 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- Open Processor Architecture☆26Updated 8 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- Client for JTAG programmer for AVR microcontrollers☆14Updated 9 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 2 weeks ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- ☆50Updated 7 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14Updated 5 years ago