edaa-org / pyEDAA.UCISView external linksLinks
Unified Coverage Interoperability Standard (UCIS)
☆14Jan 28, 2026Updated 2 weeks ago
Alternatives and similar repositories for pyEDAA.UCIS
Users that are interested in pyEDAA.UCIS are comparing it to the libraries listed below
Sorting:
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated 3 weeks ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆29Updated this week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- VUnit and Cocotb Smashed Together☆15May 31, 2024Updated last year
- VHDL related news.☆27Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆15Sep 23, 2021Updated 4 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆51Jun 5, 2022Updated 3 years ago
- ☆24Apr 4, 2025Updated 10 months ago
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 4 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Jan 20, 2026Updated 3 weeks ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- OSVVM Documentation☆36Updated this week
- IP Core Library - Published and maintained by the Open Source VHDL Group☆52Dec 9, 2025Updated 2 months ago
- A JSON library implemented in VHDL.☆82Updated this week
- Reusable steps and workflows for GitHub Actions☆32Feb 6, 2026Updated last week
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago
- Python interface for cross-calling with HDL☆47Jan 23, 2026Updated 3 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- ☆11Jun 26, 2020Updated 5 years ago
- ☆19Updated this week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Updated this week
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 13 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- ☆14Feb 5, 2026Updated last week