embecosm / chiphackLinks
Repository and Wiki for Chip Hack events.
☆52Updated 4 years ago
Alternatives and similar repositories for chiphack
Users that are interested in chiphack are comparing it to the libraries listed below
Sorting:
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- ☆61Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Demo SoC for SiliconCompiler.☆62Updated last week
- Open Processor Architecture☆26Updated 9 years ago
- FPGA ULX2/3 JTAG programmer☆41Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆43Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- OpenFPGA☆34Updated 7 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆153Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- ☆19Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Yosys Plugins☆22Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Enigma in FPGA☆29Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- IP submodules, formatted for easier CI integration☆30Updated 2 months ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Virtual Development Board☆64Updated 4 years ago
- ice40 USB Analyzer☆57Updated 5 years ago