Repository and Wiki for Chip Hack events.
☆52Jul 30, 2021Updated 5 years ago
Alternatives and similar repositories for chiphack
Users that are interested in chiphack are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Development and verification environment for the mor1kx core☆12Dec 29, 2014Updated 11 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- Enigma in FPGA☆29May 18, 2019Updated 7 years ago
- GSoC 2017: Museum on FPGA - EDSAC☆10Sep 8, 2017Updated 9 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Generated html for the lowRISC site. PRs should go to the source repo https://github.com/lowrisc/lowrisc-site☆13Jun 25, 2024Updated 2 years ago
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated 2 years ago
- ZPUino HDL implementation☆92Aug 6, 2018Updated 8 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated 9 months ago
- ☆114Feb 2, 2021Updated 5 years ago
- open-source logic analyzer for FPGAs☆103Sep 5, 2018Updated 8 years ago
- ☆17Oct 16, 2026Updated 2 weeks ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 2 months ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆41Dec 30, 2018Updated 7 years ago
- Numato Opsis Developer Documentation☆13Jan 19, 2019Updated 7 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 6 years ago
- High Speed Analog Front End FPGA Firmware for Novena PVT1☆13Aug 13, 2015Updated 11 years ago
- VHDL library 4 FPGAs☆187Updated this week
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- ☆26Jul 19, 2024Updated 2 years ago
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆29Oct 2, 2017Updated 9 years ago
- Various Verilog examples to gain knowledge and basic skills before working with MIPSfpga☆11Mar 16, 2016Updated 10 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆593Jun 6, 2026Updated 4 months ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Prototype firmware for 3d printers on an STM32F4xxx☆10Feb 26, 2021Updated 5 years ago
- mystorm sram test☆30Sep 12, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A wishbone controlled FM transmitter hack☆25Jan 16, 2024Updated 2 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆28May 11, 2026Updated 5 months ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Simple demo for Lattice iCEstick board as seen on Hackaday☆22Aug 20, 2016Updated 10 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- ☆27Jul 6, 2018Updated 8 years ago