embecosm / chiphackLinks
Repository and Wiki for Chip Hack events.
☆51Updated 3 years ago
Alternatives and similar repositories for chiphack
Users that are interested in chiphack are comparing it to the libraries listed below
Sorting:
- FPGA 101 - Workshop materials☆76Updated 6 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- ☆61Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Yosys Plugins☆21Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 3 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- Enigma in FPGA☆29Updated 6 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Demo SoC for SiliconCompiler.☆59Updated last month