Repository and Wiki for Chip Hack events.
☆52Jul 30, 2021Updated 4 years ago
Alternatives and similar repositories for chiphack
Users that are interested in chiphack are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Core description files for FuseSoC☆125Jun 26, 2020Updated 5 years ago
- Enigma in FPGA☆29May 18, 2019Updated 6 years ago
- ☆12May 29, 2020Updated 5 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- ZPUino HDL implementation☆91Aug 6, 2018Updated 7 years ago
- ☆17Dec 19, 2025Updated 3 months ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 8 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Numato Opsis Developer Documentation☆13Jan 19, 2019Updated 7 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- ☆26Jul 19, 2024Updated last year
- Prototype firmware for 3d printers on an STM32F4xxx☆10Feb 26, 2021Updated 5 years ago
- A universal control panel for Video for Linux Two (V4L2) devices.☆14Mar 30, 2020Updated 5 years ago
- mystorm sram test☆29Sep 12, 2017Updated 8 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 7 years ago
- open-source logic analyzer for FPGAs☆101Sep 5, 2018Updated 7 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.☆20Oct 17, 2019Updated 6 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆578Aug 21, 2025Updated 7 months ago
- Sketches for DesignLab☆16Sep 10, 2017Updated 8 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆40Dec 30, 2018Updated 7 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago