embecosm / chiphack
Repository and Wiki for Chip Hack events.
☆50Updated 3 years ago
Alternatives and similar repositories for chiphack:
Users that are interested in chiphack are comparing it to the libraries listed below
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- SoftCPU/SoC engine-V☆54Updated last year
- Generic Logic Interfacing Project☆45Updated 4 years ago
- Open Processor Architecture☆26Updated 8 years ago
- ☆59Updated last year
- Enigma in FPGA☆29Updated 5 years ago
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated 3 weeks ago
- OpenFPGA☆33Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆73Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Small footprint and configurable SPI core☆41Updated 2 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 2 months ago
- Freecores website☆19Updated 8 years ago
- FPGA 101 - Workshop materials☆75Updated 6 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆30Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- mystorm sram test☆27Updated 7 years ago