Alternatives and similar repositories for openocd-xilinx-loader

Users that are interested in openocd-xilinx-loader are comparing it to the libraries listed below

• barawn / xvcd-anita
  XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.
  ☆18Updated 5 years ago
• makestuff / libfpgalink
  LIB:Library for interacting with an FPGA over USB
  ☆85Updated 5 years ago
• alvieboy / ZPUino-HDL
  ZPUino HDL implementation
  ☆91Updated 7 years ago
• cyrozap / python-boundary-scan-tools
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆17Updated 9 years ago
• smunaut / iua
  ice40 USB Analyzer
  ☆57Updated 5 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• pmaupin / playtag
  Automatically exported from code.google.com/p/playtag
  ☆13Updated 3 years ago
• xesscorp / XuLA2
  Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
  ☆53Updated 10 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• devbisme / CAT-Board
  The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.
  ☆62Updated last year
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆24Updated 2 months ago
• mmicko / micropython
  MicroPython - legacy branch contain old experiments, and experimental for new work
  ☆33Updated 4 years ago
• m-labs / milkymist
  SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU
  ☆156Updated 11 years ago
• blackmesalabs / MesaBusProtocol
  Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces
  ☆35Updated last year
• myriadrf / Novena-RF
  A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform
  ☆53Updated 9 years ago
• tinyfpga / TinyUSB
  USB Full-Speed core written in migen/LiteX
  ☆43Updated 6 years ago
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆54Updated 11 years ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆100Updated 6 years ago
• gregdavill / boson-sd-hardware
  Simple but Small Frame Grabber
  ☆38Updated 4 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated 2 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Updated 10 years ago
• knielsen / ice40_viewer
  ☆61Updated 2 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆37Updated 2 years ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 7 years ago
• ObKo / USBCore
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆32Updated 5 years ago
• kbeckmann / pergola_projects
  My pergola FPGA projects
  ☆30Updated 4 years ago
• mwelling / beagle-wire
  ICE40 FPGA Cape for Beaglebone
  ☆52Updated 5 years ago
• julbouln / dvi_lvds
  DVI to LVDS Verilog converter
  ☆25Updated 9 years ago
• FPGAwars / toolchain-icestorm
  Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS
  ☆38Updated 3 years ago
• Elphel / vdt-plugin
  mirror of https://git.elphel.com/Elphel/vdt-plugin
  ☆15Updated 8 years ago