cyrozap / openocd-xilinx-loader
Some Python scripts to program Xilinx FPGAs using OpenOCD
☆23Updated 7 years ago
Related projects: ⓘ
- iCE40 floorplan viewer☆24Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 6 years ago
- ☆11Updated this week
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆18Updated 6 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆16Updated 8 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆27Updated 7 years ago
- USB 1.1 Device IP Core☆18Updated 6 years ago
- Utilities for the ECP5 FPGA☆17Updated 3 years ago
- ☆13Updated this week
- ☆20Updated this week
- ice40 USB Analyzer☆57Updated 4 years ago
- iDEA FPGA Soft Processor☆14Updated 8 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 4 months ago
- NeTV2 SoC based on LiteX☆14Updated 6 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- OpenFPGA☆33Updated 6 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆31Updated 5 years ago
- SD device emulator from ProjectVault☆14Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated last year
- JTAG reverse engineering software for FTDI compatible cables☆49Updated 9 years ago
- ICE40 FPGA Cape for Beaglebone☆49Updated 4 years ago
- ZPUino HDL implementation☆88Updated 6 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆12Updated 5 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- 妖刀夢渡☆55Updated 5 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago
- Parse the programmable logic configuration of PSoC devices☆11Updated 6 years ago
- Simplified environment for litex☆13Updated 3 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆34Updated 2 years ago