Alternatives and similar repositories for xkISP:

Users that are interested in xkISP are comparing it to the libraries listed below

• bxinquan / zynq_cam_isp_demo
  基于verilog实现了ISP图像处理IP
  ☆262Updated 2 years ago
• 10x-Engineers / Infinite-ISP
  A camera ISP (image signal processor) pipeline that contains modules with simple to complex algorithms implemented at the application lev…
  ☆212Updated 3 months ago
• bxinquan / zynqmp_cam_isp_demo
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆94Updated 2 years ago
• JokerEyeAdas / HDR-ISP
  An ISP Pipeline For HDR CMOS Image Sensor
  ☆213Updated 7 months ago
• yuqing-liu-dut / ISPLab
  An open-source image signal processing (ISP) pipeline implemented by C++
  ☆144Updated 2 years ago
• openasic-org / xk265
  xk265：HEVC/H.265 Video Encoder IP Core (RTL)
  ☆248Updated 2 years ago
• starkfan007 / awesome-ISP
  A curated list of awesome ISP frameworks, papers, libraries, resources, and shiny things.
  ☆166Updated 11 months ago
• QiuJueqin / fast-openISP
  fast-openISP: a faster re-implementation of openISP
  ☆250Updated last year
• lesialin / ImageSignalProcessing_C
  ISP image signal processor implementation in C function
  ☆53Updated 2 years ago
• XUANTIE-RV / open_source_ISP
  ☆44Updated last year
• mushfiqulalam / isp
  camera pipeline
  ☆367Updated 7 years ago
• AugustinJose1221 / FPGA-Build
  A novel architectural design for stitching video streams in real-time on an FPGA.
  ☆122Updated 3 years ago
• nicyyyy / FPGA-CLAHE
  Constrast limited adaptive histogram equlization based on Verilog
  ☆33Updated last year
• suisuisi / FPGAandImage
  image processing based FPGA
  ☆104Updated 3 years ago
• DCLAB08 / Real-Time-Image-Video-Dehazing
  The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)
  ☆31Updated 3 years ago
• suisuisi / FPGA
  FPGA
  ☆123Updated 5 years ago
• tishi43 / h265_decoder
  H265 decoder write in verilog, verified on Xilinx ZYNQ7035
  ☆72Updated 3 years ago
• aiminickwong / H264
  H264视频解码verilog实现
  ☆81Updated 7 years ago
• bxinquan / nios2_cam_isp_demo
  基于verilog实现了ISP图像处理IP(Altera EP4CE6)
  ☆20Updated 2 years ago
• 19801201 / SpinalHDL_CNN_Accelerator
  CNN accelerator implemented with Spinal HDL
  ☆149Updated last year
• Yu-Zhewen / Tiny_YOLO_v3_ZYNQ
  Implement Tiny YOLO v3 on ZYNQ
  ☆290Updated 3 weeks ago
• BoyPao / ImageSignalProcessing-ISP
  Implementation of ISP
  ☆63Updated last year
• suisuisi / FPGAandStudy
  帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目
  ☆34Updated 3 years ago
• Frogwells / fpga_design
  这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统
  ☆88Updated 7 years ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆335Updated last year
• becomequantum / Kryon
  代码在这个库里 Code is here
  ☆50Updated 5 months ago
• HuiiJi / ez_ISP
  This is a easy ISP (ez_ISP) for RAW to RGB conversion.
  ☆107Updated last year
• openasic-org / xk264
  xk264：AVC/H.264 Video Encoder IP Core (RTL)
  ☆36Updated 2 years ago
• EricMiukyQin / Raw_image_processing_pipeline
  ISP-- from raw image to jpg
  ☆24Updated 6 years ago
• cxdzyq1110 / NPU_on_FPGA
  在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
  ☆237Updated 6 years ago