Alternatives and similar repositories for xkISP:

Users that are interested in xkISP are comparing it to the libraries listed below

• bxinquan / zynq_cam_isp_demo
  基于verilog实现了ISP图像处理IP
  ☆239Updated 2 years ago
• 10x-Engineers / Infinite-ISP
  A camera ISP (image signal processor) pipeline that contains modules with simple to complex algorithms implemented at the application lev…
  ☆199Updated 2 weeks ago
• bxinquan / zynqmp_cam_isp_demo
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆89Updated 2 years ago
• JokerEyeAdas / HDR-ISP
  An ISP Pipeline For HDR CMOS Image Sensor
  ☆200Updated 4 months ago
• openasic-org / xk265
  xk265：HEVC/H.265 Video Encoder IP Core (RTL)
  ☆241Updated last year
• yuqing-liu-dut / ISPLab
  An open-source image signal processing (ISP) pipeline implemented by C++
  ☆135Updated 2 years ago
• starkfan007 / awesome-ISP
  A curated list of awesome ISP frameworks, papers, libraries, resources, and shiny things.
  ☆161Updated 9 months ago
• QiuJueqin / fast-openISP
  fast-openISP: a faster re-implementation of openISP
  ☆240Updated last year
• mushfiqulalam / isp
  camera pipeline
  ☆356Updated 7 years ago
• XUANTIE-RV / open_source_ISP
  ☆42Updated last year
• suisuisi / FPGAandImage
  image processing based FPGA
  ☆100Updated 3 years ago
• bxinquan / nios2_cam_isp_demo
  基于verilog实现了ISP图像处理IP(Altera EP4CE6)
  ☆20Updated 2 years ago
• lesialin / ImageSignalProcessing_C
  ISP image signal processor implementation in C function
  ☆47Updated 2 years ago
• nicyyyy / FPGA-CLAHE
  Constrast limited adaptive histogram equlization based on Verilog
  ☆29Updated last year
• AugustinJose1221 / FPGA-Build
  A novel architectural design for stitching video streams in real-time on an FPGA.
  ☆115Updated 3 years ago
• tishi43 / h265_decoder
  H265 decoder write in verilog, verified on Xilinx ZYNQ7035
  ☆68Updated 3 years ago
• BoyPao / ImageSignalProcessing-ISP
  Implementation of ISP
  ☆63Updated last year
• aiminickwong / H264
  H264视频解码verilog实现
  ☆78Updated 7 years ago
• 10x-Engineers / Infinite-ISP_ReferenceModel
  A Python based fixed-point implementation of the Infinite-ISP design for ASIC and FPGA design and verification.
  ☆19Updated 2 weeks ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆321Updated last year
• suisuisi / FPGA
  FPGA
  ☆120Updated 4 years ago
• xiaoqinxing / ImageTools
  这是一款图像相关的工具软件，扩展性好。目前集成有镜头计算器、抖动测试工具、看图工具、RAW图编辑（ISP算法的实现）、PQtools直接生成代码、多视频对比等功能。可以方便的进行后期算法的验证
  ☆167Updated 2 years ago
• HuiiJi / ez_ISP
  This is a easy ISP (ez_ISP) for RAW to RGB conversion.
  ☆99Updated 11 months ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆52Updated this week
• 19801201 / SpinalHDL_CNN_Accelerator
  CNN accelerator implemented with Spinal HDL
  ☆145Updated last year
• xilinxfairchild / FPGABasedHighPerformanceTargetChecking
  it is a set for all the respository of the project.
  ☆96Updated 5 years ago
• becomequantum / Kryon
  代码在这个库里 Code is here
  ☆40Updated 3 months ago
• yangjl-cs / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆68Updated 2 years ago
• EricMiukyQin / Raw_image_processing_pipeline
  ISP-- from raw image to jpg
  ☆24Updated 5 years ago
• aquaxis / IPCORE
  ☆129Updated 9 years ago