bcattle / hardh264

Related projects: ⓘ

• Bearzeng / h.265_encoder
  ☆78Updated 7 years ago
• gatecat / CSI2Rx
  Open Source 4k CSI-2 Rx core for Xilinx FPGAs
  ☆374Updated 5 years ago
• ultraembedded / core_jpeg
  High throughput JPEG decoder in Verilog for FPGA
  ☆204Updated 2 years ago
• openasic-org / xk265
  xk265：HEVC/H.265 Video Encoder IP Core (RTL)
  ☆221Updated last year
• circuitvalley / mipi_csi_receiver_FPGA
  MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Vid…
  ☆380Updated 2 years ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆465Updated this week
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆206Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆470Updated 8 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆211Updated 2 months ago
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆260Updated 3 years ago
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆179Updated 5 years ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆228Updated 5 years ago
• Xilinx / XilinxBoardStore
  ☆248Updated last month
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆195Updated 2 years ago
• hamsternz / FPGA_DisplayPort
  An implementation of DisplayPort protocol for FPGAs
  ☆278Updated 8 years ago
• Avnet / hdl
  ☆105Updated last week
• projf / display_controller
  FPGA display controller with support for VGA, DVI, and HDMI.
  ☆205Updated 4 years ago
• Digilent / ZYBO
  ☆61Updated 7 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆684Updated 3 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆344Updated 2 years ago
• freecores / jpegencode
  JPEG Encoder Verilog
  ☆67Updated last year
• hamsternz / Artix-7-HDMI-processing
  Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA
  ☆177Updated 5 years ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆213Updated 4 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆515Updated 2 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆403Updated last year
• aiminickwong / H264
  H264视频解码verilog实现
  ☆75Updated 7 years ago
• robertofem / CycloneVSoC-examples
  Examples using the Cyclone V SoC chip
  ☆104Updated 5 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆360Updated last year
• ATaylorCEngFIET / Hackster
  Files used with hackster examples
  ☆138Updated 4 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆258Updated last month