bcattle / hardh264
A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.
☆292Updated 3 years ago
Alternatives and similar repositories for hardh264:
Users that are interested in hardh264 are comparing it to the libraries listed below
- ☆89Updated 8 years ago
- xk265:HEVC/H.265 Video Encoder IP Core (RTL)☆241Updated last year
- Open Source 4k CSI-2 Rx core for Xilinx FPGAs☆394Updated 6 years ago
- High throughput JPEG decoder in Verilog for FPGA☆222Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆229Updated 2 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆244Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Vid…☆414Updated 2 years ago
- Bus bridges and other odds and ends☆529Updated last month
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- Small footprint and configurable PCIe core☆529Updated 2 weeks ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆190Updated 6 years ago
- ☆111Updated this week
- A simple, basic, formally verified UART controller☆296Updated last year
- JPEG Encoder Verilog☆74Updated 2 years ago
- ☆280Updated 2 weeks ago
- Example designs for FPGA Drive FMC☆239Updated 2 months ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆275Updated 4 years ago
- Opensource DDR3 Controller☆300Updated last week
- Files used with hackster examples☆144Updated 4 years ago
- Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA☆194Updated 6 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆235Updated 6 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆225Updated 5 years ago
- ☆62Updated 7 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆160Updated last year
- A hardware MJPEG encoder and RTP transmitter☆38Updated 5 years ago
- An implementation of DisplayPort protocol for FPGAs☆285Updated 8 years ago
- Public repository for Litefury & Nitefury☆284Updated 9 months ago
- DisplayPort IP-core☆61Updated 3 weeks ago
- H264视频解码verilog实现☆79Updated 7 years ago
- 10Gb Ethernet Switch☆177Updated this week