A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.
☆328May 16, 2021Updated 5 years ago
Alternatives and similar repositories for hardh264
Users that are interested in hardh264 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆98Dec 23, 2016Updated 9 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆291Apr 9, 2023Updated 3 years ago
- A Synthesizable implementation of H.264 Video Decoding☆41Mar 2, 2016Updated 10 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆70Feb 13, 2025Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Source 4k CSI-2 Rx core for Xilinx FPGAs☆424Nov 14, 2018Updated 7 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- H264视频解码verilog实现☆92Aug 11, 2017Updated 9 years ago
- Video compression systems☆24Jul 17, 2014Updated 12 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Send video/audio over HDMI on an FPGA☆1,302Jul 13, 2026Updated 3 months ago
- MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Vid…☆494Jul 29, 2022Updated 4 years ago
- JPEG Encoder Verilog☆84Oct 31, 2022Updated 3 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆67Mar 22, 2023Updated 3 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- High throughput JPEG decoder in Verilog for FPGA☆281Mar 5, 2022Updated 4 years ago
- Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA☆213Feb 28, 2019Updated 7 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- Design and implementation of a video decoder on an Altera Cyclone V FPGA board.☆24Jun 6, 2026Updated 4 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- A hardware MJPEG encoder and RTP transmitter☆49Jan 15, 2020Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆85Mar 14, 2026Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- GStreamer plugin for Cedar hardware encoding on AllWinner H3 SoCs☆29Apr 14, 2023Updated 3 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆22Jun 4, 2020Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆276Mar 15, 2019Updated 7 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 8 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- An implementation of DisplayPort protocol for FPGAs☆317May 19, 2016Updated 10 years ago
- Antmicro's open hardware 3G SDI into MIPI CSI-2 converter☆63Apr 4, 2024Updated 2 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆22Apr 12, 2023Updated 3 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Opensource DDR3 Controller☆485Sep 12, 2026Updated last month
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- kintex7 ov13850 fpga mipi camera☆22Dec 2, 2025Updated 10 months ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆89Apr 25, 2017Updated 9 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆25Aug 19, 2016Updated 10 years ago
- Small footprint and configurable Inter-Chip communication cores☆67Updated this week