FPGA implementation of deflate (de)compress RFC 1950/1951
☆64May 2, 2019Updated 7 years ago
Alternatives and similar repositories for HDL-deflate
Users that are interested in HDL-deflate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Jun 22, 2022Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器，用于通用数据压缩。☆88Sep 14, 2023Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器，可以从PNG文件中解码出原始像素。☆104Sep 14, 2023Updated 2 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 12 years ago
- ☆14Aug 31, 2025Updated 9 months ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来…☆103Sep 14, 2023Updated 2 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆277Apr 9, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆50Oct 24, 2021Updated 4 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆40Sep 18, 2024Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- ☆14Feb 28, 2023Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- A JSON library implemented in VHDL.☆85Feb 8, 2026Updated 4 months ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆32Mar 9, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆46Feb 20, 2025Updated last year
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- ☆15Jun 1, 2019Updated 7 years ago