Alternatives and similar repositories for h.265_encoder

Users that are interested in h.265_encoder are comparing it to the libraries listed below

• VideoGPU / MIPI_CSI2_TX
  VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes
  ☆67Updated 2 years ago
• gtaylormb / ultra96v2_imx219_to_displayport
  Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL
  ☆70Updated 3 years ago
• bcattle / hardh264
  A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs b…
  ☆295Updated 4 years ago
• hdl-util / mipi-csi-2
  Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA
  ☆68Updated 5 years ago
• tishi43 / h265_decoder
  H265 decoder write in verilog, verified on Xilinx ZYNQ7035
  ☆71Updated 3 years ago
• openasic-org / xk265
  xk265：HEVC/H.265 Video Encoder IP Core (RTL)
  ☆250Updated 2 years ago
• aiminickwong / H264
  H264视频解码verilog实现
  ☆82Updated 7 years ago
• lulinchen / jpeg_open
  A hardware MJPEG encoder and RTP transmitter
  ☆38Updated 5 years ago
• circuitvalley / USB3_MIPI_CSI2_RX_V2_Crosslink_NX
  MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…
  ☆58Updated 4 months ago
• openasic-org / xk264
  xk264：AVC/H.264 Video Encoder IP Core (RTL)
  ☆39Updated 2 years ago
• freecores / video_stream_scaler
  Video Stream Scaler
  ☆40Updated 10 years ago
• ultraembedded / core_jpeg
  High throughput JPEG decoder in Verilog for FPGA
  ☆233Updated 3 years ago
• Parretto / DisplayPort
  DisplayPort IP-core
  ☆69Updated 2 weeks ago
• KevinHexin / FPGA-Bicubic-interpolation
  use Verilog HDL implemente bicubic interpolation in FPGA
  ☆24Updated 5 years ago
• adsc-hls / synthesizable_h264
  A Synthesizable implementation of H.264 Video Decoding
  ☆32Updated 9 years ago
• hdl-util / mipi-demo
  MIPI CSI-2 + MIPI CCS Demo
  ☆72Updated 4 years ago
• KoroB14 / DVP_to_UDP
  Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA
  ☆29Updated 4 years ago
• freecores / jpegencode
  JPEG Encoder Verilog
  ☆76Updated 2 years ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆217Updated 3 years ago
• OVGN / OpenHBMC
  Open-source high performance AXI4-based HyperRAM memory controller
  ☆75Updated 2 years ago
• lulinchen / jpeg2000_open
  A simple JPEG2000 hardware encoder
  ☆21Updated 4 years ago
• Xilinx-Wiki-Projects / ZCU102-Ethernet
  Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.
  ☆67Updated 4 months ago
• hellgate202 / csi2_rx
  MIPI CSI-2 RX
  ☆32Updated 3 years ago
• Avnet / hdl
  ☆112Updated 3 months ago
• antmicro / kria-k26-devboard
  Open source AMD Xilinx Kria UltraScale+ SoM baseboard
  ☆46Updated 5 months ago
• Digilent / ZYBO
  ☆63Updated 8 years ago
• westonb / OV7670-Verilog
  Verilog modules required to get the OV7670 camera working
  ☆73Updated 6 years ago
• WangXuan95 / FPGA-MPEG2-encoder
  An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。
  ☆125Updated last year
• tomverbeure / kv260_bringup
  Temporary repo to gather information about the Kria KV260 board
  ☆69Updated 3 years ago
• CoreyChen922 / sata3_host_controller
  It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
  ☆72Updated last year