open-sdr / openwifi-hwLinks
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
☆823Updated 3 months ago
Alternatives and similar repositories for openwifi-hw
Users that are interested in openwifi-hw are comparing it to the libraries listed below
Sorting:
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆451Updated 2 years ago
- HDL libraries and projects☆1,826Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆130Updated last month
- The USRP™ Hardware Driver FPGA Repository☆295Updated 4 years ago
- The RIFFA development repository☆860Updated last year
- 基于ZYNQ+AD9363的开源SDR硬件☆546Updated 3 years ago
- Various HDL (Verilog) IP Cores☆864Updated 4 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,480Updated last week
- An Open-source FPGA IP Generator☆1,039Updated this week
- ☆665Updated 3 weeks ago
- Verilog PCI express components☆1,510Updated last year
- Verilog I2C interface for FPGA implementation☆676Updated 10 months ago
- Verilog AXI stream components for FPGA implementation☆857Updated 10 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆609Updated 7 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆526Updated 3 years ago
- Linux kernel variant from Analog Devices; see README.md for details☆589Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆578Updated this week
- Small footprint and configurable PCIe core☆653Updated this week
- Must-have verilog systemverilog modules☆1,907Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,458Updated last month
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆219Updated 8 months ago
- Firmware IRIG-B decoder☆27Updated 3 years ago
- Bus bridges and other odds and ends☆623Updated 9 months ago
- Verilog AXI components for FPGA implementation☆1,922Updated 10 months ago
- Linux on LiteX-VexRiscv☆678Updated 3 weeks ago
- Example designs for FPGA Drive FMC☆284Updated last year
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆202Updated 2 years ago
- Verilog UART☆528Updated 10 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆551Updated 4 years ago
- Verilog library for ASIC and FPGA designers☆1,390Updated last year