open-sdr / openwifi-hw
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
☆701Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for openwifi-hw
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆377Updated last year
- The USRP™ Hardware Driver FPGA Repository☆265Updated 2 years ago
- HDL libraries and projects☆1,529Updated this week
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆3,884Updated 2 weeks ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆103Updated 11 months ago
- 基于ZYNQ+AD9363的开源SDR硬件☆423Updated 2 years ago
- Various HDL (Verilog) IP Cores☆710Updated 3 years ago
- Verilog PCI express components☆1,140Updated 6 months ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆193Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆550Updated 6 years ago
- The RIFFA development repository☆777Updated 5 months ago
- Verilog I2C interface for FPGA implementation☆547Updated 4 months ago
- Linux kernel variant from Analog Devices; see README.md for details☆449Updated this week
- Verilog AXI components for FPGA implementation☆1,518Updated 11 months ago
- Verilog AXI stream components for FPGA implementation☆745Updated 3 months ago
- Verilog UART☆424Updated last year
- Small footprint and configurable PCIe core☆483Updated this week
- Must-have verilog systemverilog modules☆1,656Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,113Updated this week
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆472Updated last year
- Bus bridges and other odds and ends☆490Updated 10 months ago
- Linux on LiteX-VexRiscv☆588Updated 4 months ago
- Open source FPGA-based NIC and platform for in-network compute☆1,716Updated 4 months ago
- PlutoSDR Firmware☆328Updated last month
- VeeR EH1 core☆822Updated last year
- 32-bit Superscalar RISC-V CPU☆865Updated 3 years ago
- A GTK+ based oscilloscope application for interfacing with various IIO devices☆264Updated 2 weeks ago
- Example designs for FPGA Drive FMC☆221Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆850Updated 2 weeks ago
- ANTSDR Firmware☆127Updated last year