open-sdr / openwifi-hwLinks
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
☆793Updated last week
Alternatives and similar repositories for openwifi-hw
Users that are interested in openwifi-hw are comparing it to the libraries listed below
Sorting:
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆433Updated 2 years ago
- HDL libraries and projects☆1,749Updated last week
- The USRP™ Hardware Driver FPGA Repository☆292Updated 3 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆118Updated 2 months ago
- The RIFFA development repository☆849Updated last year
- Verilog PCI express components☆1,435Updated last year
- 基于ZYNQ+AD9363的开源SDR硬件☆522Updated 3 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,343Updated last week
- Verilog I2C interface for FPGA implementation☆644Updated 7 months ago
- Various HDL (Verilog) IP Cores☆835Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆831Updated 7 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆594Updated 7 years ago
- An Open-source FPGA IP Generator☆1,002Updated this week
- ☆637Updated 2 months ago
- Small footprint and configurable PCIe core☆585Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆2,017Updated last year
- Verilog UART☆506Updated 7 months ago
- Verilog Ethernet components for FPGA implementation☆2,706Updated 7 months ago
- Linux on LiteX-VexRiscv☆659Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,382Updated last week
- Verilog AXI components for FPGA implementation☆1,822Updated 7 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆394Updated 3 weeks ago
- Linux kernel variant from Analog Devices; see README.md for details☆544Updated this week
- VeeR EH1 core☆898Updated 2 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆512Updated 2 years ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- Example designs for FPGA Drive FMC☆264Updated 8 months ago
- Must-have verilog systemverilog modules☆1,843Updated 2 months ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆697Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆211Updated 5 months ago