Alternatives and similar repositories for openwifi-hw:

Users that are interested in openwifi-hw are comparing it to the libraries listed below

• jhshi / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆409Updated 2 years ago
• open-sdr / openwifi
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
  ☆4,106Updated 2 weeks ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,621Updated last week
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆112Updated last month
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆283Updated 3 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆815Updated 10 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,263Updated 11 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆600Updated last month
• kangyuzhe666 / ZYNQ7010-7020_AD9363
  基于ZYNQ+AD9363的开源SDR硬件
  ☆477Updated 2 years ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,858Updated 9 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆774Updated 3 years ago
• Digilent / vivado-library
  ☆612Updated 9 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆795Updated last month
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆537Updated last week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,252Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,271Updated 11 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,680Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,378Updated 2 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,760Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆895Updated last week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆569Updated 7 years ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆490Updated 2 years ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆652Updated last month
• alexforencich / verilog-uart
  Verilog UART
  ☆474Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆867Updated last year
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆244Updated 3 months ago
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆206Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆542Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆322Updated 11 months ago
• Digilent / vivado-boards
  ☆431Updated 3 months ago