Alternatives and similar repositories for openwifi-hw:

Users that are interested in openwifi-hw are comparing it to the libraries listed below

• jhshi / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆406Updated 2 years ago
• open-sdr / openwifi
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
  ☆4,065Updated this week
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,604Updated this week
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆278Updated 3 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,247Updated 10 months ago
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆109Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆791Updated 3 weeks ago
• kangyuzhe666 / ZYNQ7010-7020_AD9363
  基于ZYNQ+AD9363的开源SDR硬件
  ☆469Updated 2 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆591Updated 3 weeks ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆919Updated 2 weeks ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆754Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,233Updated 3 weeks ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆563Updated 7 years ago
• Digilent / vivado-library
  ☆606Updated 8 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆884Updated this week
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆488Updated 2 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,648Updated 3 weeks ago
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆204Updated last year
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,494Updated 3 weeks ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆619Updated last week
• KastnerRG / riffa
  The RIFFA development repository
  ☆805Updated 9 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆575Updated 4 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆862Updated last year
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆527Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,367Updated last month
• alexforencich / verilog-uart
  Verilog UART
  ☆459Updated 3 weeks ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,028Updated last month
• Digilent / vivado-boards
  ☆422Updated 2 months ago