Alternatives and similar repositories for openwifi-hw

Users that are interested in openwifi-hw are comparing it to the libraries listed below

• jhshi / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆433Updated 2 years ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,727Updated this week
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆294Updated 3 years ago
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆119Updated last month
• kangyuzhe666 / ZYNQ7010-7020_AD9363
  基于ZYNQ+AD9363的开源SDR硬件
  ☆521Updated 2 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆847Updated last year
• Digilent / vivado-library
  ☆630Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,418Updated last year
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,677Updated 6 months ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆511Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆829Updated 4 years ago
• open-sdr / openwifi
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
  ☆4,314Updated 3 weeks ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆581Updated this week
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,997Updated last year
• analogdevicesinc / linux
  Linux kernel variant from Analog Devices; see README.md for details
  ☆535Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆593Updated 7 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆826Updated 6 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆504Updated 6 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,832Updated last month
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆210Updated 4 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆586Updated 4 months ago
• Xilinx / u-boot-xlnx
  The official Xilinx u-boot repository
  ☆637Updated last month
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,803Updated 6 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆265Updated 7 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆990Updated this week
• NetFPGA / netfpga
  NetFPGA 1G infrastructure and gateware
  ☆379Updated 6 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆989Updated 3 weeks ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆354Updated last week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆654Updated 2 months ago