open-sdr / openwifi-hwLinks
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
☆768Updated last month
Alternatives and similar repositories for openwifi-hw
Users that are interested in openwifi-hw are comparing it to the libraries listed below
Sorting:
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆423Updated 2 years ago
- HDL libraries and projects☆1,680Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆114Updated 3 months ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,215Updated 2 weeks ago
- An Open-source FPGA IP Generator☆924Updated this week
- The USRP™ Hardware Driver FPGA Repository☆289Updated 3 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆498Updated 2 years ago
- Small footprint and configurable PCIe core☆560Updated this week
- Various HDL (Verilog) IP Cores☆815Updated 3 years ago
- Verilog PCI express components☆1,359Updated last year
- The RIFFA development repository☆836Updated last year
- Example designs for FPGA Drive FMC☆252Updated 5 months ago
- Verilog UART☆492Updated 4 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆581Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,310Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆1,918Updated 11 months ago
- Verilog I2C interface for FPGA implementation☆623Updated 4 months ago
- Universal utility for programming FPGA☆1,364Updated this week
- Bus bridges and other odds and ends☆568Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆810Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- Verilog library for ASIC and FPGA designers☆1,303Updated last year
- VeeR EH1 core☆884Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆390Updated this week
- ☆618Updated last year
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆501Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆479Updated 3 years ago
- Verilog AXI components for FPGA implementation☆1,753Updated 4 months ago
- Must-have verilog systemverilog modules☆1,797Updated 2 months ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆209Updated 2 months ago