Alternatives and similar repositories for openwifi-hw

Users that are interested in openwifi-hw are comparing it to the libraries listed below

• jhshi / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆448Updated 2 years ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,810Updated last week
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆294Updated 4 years ago
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆128Updated 3 weeks ago
• kangyuzhe666 / ZYNQ7010-7020_AD9363
  基于ZYNQ+AD9363的开源SDR硬件
  ☆542Updated 3 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆859Updated last year
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆648Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,489Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆665Updated 10 months ago
• open-sdr / openwifi
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
  ☆4,456Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆857Updated 4 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆546Updated last month
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆674Updated 3 weeks ago
• Digilent / vivado-library
  ☆658Updated 5 months ago
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆219Updated 8 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆850Updated 10 months ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆524Updated 2 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,029Updated this week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,031Updated 3 weeks ago
• WangXuan95 / FPGA-USB-Device
  An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…
  ☆846Updated last year
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆915Updated 2 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆282Updated 11 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆678Updated 5 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆604Updated 7 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆613Updated 8 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,448Updated 3 weeks ago
• strath-sdr / RFSoC-Book
  Companion Jupyter Notebooks for the RFSoC-Book.
  ☆246Updated 2 years ago
• Nuand / bladeRF-wiphy
  bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem
  ☆444Updated last year
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,506Updated this week
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,103Updated last year