Alternatives and similar repositories for openwifi-hw:

Users that are interested in openwifi-hw are comparing it to the libraries listed below

• jhshi / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆413Updated 2 years ago
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆112Updated last month
• KastnerRG / riffa
  The RIFFA development repository
  ☆826Updated 10 months ago
• kangyuzhe666 / ZYNQ7010-7020_AD9363
  基于ZYNQ+AD9363的开源SDR硬件
  ☆482Updated 2 years ago
• open-sdr / openwifi
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
  ☆4,142Updated this week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆781Updated 3 years ago
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆285Updated 3 years ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,638Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,279Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,267Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆542Updated 2 weeks ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,395Updated 3 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆604Updated 2 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆573Updated 7 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,530Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,709Updated 2 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆635Updated last month
• Digilent / vivado-library
  ☆615Updated 10 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆903Updated this week
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,763Updated last month
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆939Updated 2 weeks ago
• alexforencich / verilog-uart
  Verilog UART
  ☆480Updated 2 months ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,873Updated 10 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆246Updated 4 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆814Updated 2 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,279Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆552Updated 3 weeks ago
• analogdevicesinc / linux
  Linux kernel variant from Analog Devices; see README.md for details
  ☆503Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,576Updated this week