open-sdr / openwifi-hwLinks
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
☆803Updated last month
Alternatives and similar repositories for openwifi-hw
Users that are interested in openwifi-hw are comparing it to the libraries listed below
Sorting:
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆437Updated 2 years ago
- HDL libraries and projects☆1,764Updated last week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆120Updated 3 months ago
- The USRP™ Hardware Driver FPGA Repository☆292Updated 3 years ago
- The RIFFA development repository☆849Updated last year
- 基于ZYNQ+AD9363的开源SDR硬件☆521Updated 3 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,376Updated last month
- Verilog AXI stream components for FPGA implementation☆834Updated 7 months ago
- ☆642Updated 3 months ago
- Verilog I2C interface for FPGA implementation☆650Updated 7 months ago
- Verilog PCI express components☆1,446Updated last year
- Various HDL (Verilog) IP Cores☆840Updated 4 years ago
- An Open-source FPGA IP Generator☆1,011Updated this week
- Must-have verilog systemverilog modules☆1,859Updated 2 months ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆517Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆428Updated last week
- Verilog UART☆506Updated 7 months ago
- Bus bridges and other odds and ends☆595Updated 6 months ago
- Verilog AXI components for FPGA implementation☆1,831Updated 7 months ago
- Linux kernel variant from Analog Devices; see README.md for details☆549Updated this week
- Small footprint and configurable PCIe core☆593Updated last week
- Example designs for FPGA Drive FMC☆268Updated 9 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,041Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆596Updated 7 years ago
- ☆467Updated 3 months ago
- VeeR EH1 core☆901Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- Linux on LiteX-VexRiscv☆666Updated last month
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆704Updated 2 years ago