open-sdr / openwifi-hw
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
☆739Updated last week
Alternatives and similar repositories for openwifi-hw:
Users that are interested in openwifi-hw are comparing it to the libraries listed below
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆406Updated 2 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,065Updated this week
- HDL libraries and projects☆1,604Updated this week
- The USRP™ Hardware Driver FPGA Repository☆278Updated 3 years ago
- Verilog PCI express components☆1,247Updated 10 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆109Updated last week
- Bus bridges and other odds and ends☆523Updated last month
- Verilog AXI stream components for FPGA implementation☆791Updated 3 weeks ago
- 基于ZYNQ+AD9363的开源SDR硬件☆469Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆591Updated 3 weeks ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆919Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆754Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,233Updated 3 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆563Updated 7 years ago
- ☆606Updated 8 months ago
- An Open-source FPGA IP Generator☆884Updated this week
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆488Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,648Updated 3 weeks ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆204Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,494Updated 3 weeks ago
- Linux on LiteX-VexRiscv☆619Updated last week
- The RIFFA development repository☆805Updated 9 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆575Updated 4 years ago
- VeeR EH1 core☆862Updated last year
- Small footprint and configurable PCIe core☆527Updated last week
- A small, light weight, RISC CPU soft core☆1,367Updated last month
- Verilog UART☆459Updated 3 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,028Updated last month
- ☆422Updated 2 months ago