regymm / PYNQSDR
PYNQ-Z1 + AD936X openwifi capable SDR platform
☆81Updated 2 years ago
Alternatives and similar repositories for PYNQSDR:
Users that are interested in PYNQSDR are comparing it to the libraries listed below
- AD936x+7Z020+USB HS dongle, In development...☆50Updated 2 years ago
- AD9361 based USB3 SDR☆100Updated 7 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆96Updated 5 years ago
- pynq framework for antsdr☆34Updated 7 months ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆44Updated 8 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆87Updated 8 years ago
- ANTSDR Firmware☆132Updated last year
- RTL implementation of components for DVB-S2☆112Updated last year
- EagleSDR Pi is a single board SDR Pplatform. It includes a Xilinx Zynq-7020, AD9363/AD9361/AD9364, 512 MByte DDR3L memory, USB OTG port, …☆77Updated 3 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆64Updated 2 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆102Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆108Updated 3 years ago
- ☆47Updated 3 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆76Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆50Updated last month
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- SW SDR☆41Updated last year
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆60Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆110Updated 2 years ago
- ☆44Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆59Updated 2 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆36Updated 2 months ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆49Updated last year
- LiteX based M2 SDR FPGA board.☆76Updated this week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆42Updated 3 years ago
- 4 port eCal module☆68Updated last month
- FPGA based transmitter☆91Updated 7 years ago
- Xilinx Virtual Cable Daemon☆112Updated 2 years ago