daveshah1 / RFToolSDR
AD9361 based USB3 SDR
☆101Updated 7 years ago
Alternatives and similar repositories for RFToolSDR:
Users that are interested in RFToolSDR are comparing it to the libraries listed below
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated last month
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆103Updated 3 years ago
- AD936x+7Z020+USB HS dongle, In development...☆50Updated 3 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆97Updated 5 years ago
- FPGA based transmitter☆92Updated 7 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆105Updated 4 years ago
- pynq framework for antsdr☆34Updated 9 months ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆83Updated 2 years ago
- 1MHz to 6GHz USB based vector network analyzer☆137Updated 4 years ago
- ANTSDR Firmware☆135Updated last year
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆45Updated 8 years ago
- a simple and cheap vector network analyzer, including support software☆158Updated 4 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆50Updated 5 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆38Updated 4 months ago
- this project make nh7020 firmware☆32Updated 3 years ago
- Under development open hardware microwave vector network analyzer☆190Updated last year
- Over-engineered SDR development board☆38Updated 3 months ago
- 4 port eCal module☆75Updated this week
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆67Updated 2 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- LiteX based M2 SDR FPGA board.☆94Updated this week
- RTL implementation of components for DVB-S2☆114Updated last year
- Windows USB drivers for PlutoSDR and ADALM2000☆54Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆59Updated 2 weeks ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆92Updated 8 years ago
- Small scripts and examples to make interacting with the PlutoSDR easier☆84Updated 5 months ago
- ADI Scripts for Linux images☆25Updated 2 weeks ago
- Second version of homemade 30 MHz - 6 GHz VNA☆216Updated last month
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆85Updated 3 months ago
- Documentation for the Lime Microsystems second generation transceiver IC☆99Updated 4 years ago