kangyuzhe666 / ZYNQ7010-7020_AD9363Links
基于ZYNQ+AD9363的开源SDR硬件
☆544Updated 3 years ago
Alternatives and similar repositories for ZYNQ7010-7020_AD9363
Users that are interested in ZYNQ7010-7020_AD9363 are comparing it to the libraries listed below
Sorting:
- EagleSDR Pi is a single board SDR Pplatform. It includes a Xilinx Zynq-7020, AD9363/AD9361/AD9364, 512 MByte DDR3L memory, USB OTG port, …☆93Updated 7 months ago
- ZYNQ7010-20 开源开发板,经济实惠好吃不贵☆167Updated 3 years ago
- ANTSDR Firmware☆139Updated 2 years ago
- EBAZ4205 BOARD☆212Updated 3 years ago
- 用于xilinx平台的简易自制下载器。☆98Updated 5 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆448Updated 2 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆821Updated 3 months ago
- PlutoSDR Firmware☆418Updated 3 weeks ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆198Updated 2 years ago
- SW SDR☆44Updated 2 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆107Updated 6 years ago
- This is xc7z020clg400 FPGA hardware core board design☆70Updated 2 years ago
- hardware project of a ltc2208 breakout board with simple 2 afe circuit selectalbe☆18Updated 3 years ago
- a simple FPGA xdma demo based Memblaze☆21Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆294Updated 4 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆79Updated 5 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆120Updated 5 months ago
- xilxin download tools☆57Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆129Updated 3 weeks ago
- Firmware IRIG-B decoder☆26Updated 3 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆126Updated 4 years ago
- B 站 btfz GNU Radio 系列视频教程☆127Updated last week
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆846Updated last year
- AD936x+7Z020+USB HS dongle, In development...☆57Updated 3 years ago
- Scopy MVP Schematics/Hardware Design Files☆65Updated 5 years ago
- xilinx的zynq开源硬件和软件☆19Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆54Updated 4 years ago
- A 5$ Xilinx ZYNQ development board.☆733Updated 4 years ago