kangyuzhe666 / ZYNQ7010-7020_AD9363
基于ZYNQ+AD9363的开源SDR硬件
☆468Updated 2 years ago
Alternatives and similar repositories for ZYNQ7010-7020_AD9363:
Users that are interested in ZYNQ7010-7020_AD9363 are comparing it to the libraries listed below
- ZYNQ7010-20 开源开发板,经济实惠好吃不贵☆146Updated 2 years ago
- EagleSDR Pi is a single board SDR Pplatform. It includes a Xilinx Zynq-7020, AD9363/AD9361/AD9364, 512 MByte DDR3L memory, USB OTG port, …☆79Updated 3 years ago
- ANTSDR Firmware☆135Updated last year
- EBAZ4205 BOARD☆198Updated 2 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆69Updated 4 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆739Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆406Updated 2 years ago
- 用于xilinx平台的简易自制下载器。☆95Updated 4 years ago
- PlutoSDR Firmware☆357Updated 5 months ago
- Design files for sdr5 prototype (Zynq + AD9363)☆97Updated 5 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆124Updated last year
- xilxin download tools☆51Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆196Updated 7 months ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆709Updated 3 months ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆75Updated last year
- Firmware IRIG-B decoder☆24Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆108Updated this week
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆252Updated last year
- WinUSB implementation for the ZYNQ platform (Zybo board)☆25Updated 6 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆237Updated 10 months ago
- Scopy MVP Schematics/Hardware Design Files☆58Updated 4 years ago
- The USRP™ Hardware Driver FPGA Repository☆278Updated 3 years ago
- SW SDR☆42Updated last year
- iCESugar FPGA Board (base on iCE40UP5k)☆377Updated 4 months ago
- A 5$ Xilinx ZYNQ development board.☆672Updated 3 years ago
- HDL libraries and projects☆1,604Updated this week
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆164Updated this week
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆85Updated 2 years ago
- Linux kernel variant from Analog Devices; see README.md for details☆489Updated this week
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆102Updated 3 years ago