kangyuzhe666 / ZYNQ7010-7020_AD9363
基于ZYNQ+AD9363的开源SDR硬件
☆419Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ZYNQ7010-7020_AD9363
- EagleSDR Pi is a single board SDR Pplatform. It includes a Xilinx Zynq-7020, AD9363/AD9361/AD9364, 512 MByte DDR3L memory, USB OTG port, …☆73Updated 3 years ago
- ANTSDR Firmware☆127Updated last year
- ZYNQ7010-20 开源开发板,经济实惠好吃不贵☆135Updated last year
- EBAZ4205 BOARD☆180Updated 2 years ago
- 用于xilinx平台的简易自制下载器。☆88Updated 4 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆65Updated 3 years ago
- PlutoSDR Firmware☆326Updated 3 weeks ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆698Updated 11 months ago
- Design files for sdr5 prototype (Zynq + AD9363)☆92Updated 4 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆375Updated last year
- xilxin download tools☆50Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆161Updated 3 months ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆100Updated 11 months ago
- SW SDR☆39Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆38Updated 3 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆101Updated 11 months ago
- An open source FPGA design for DSLogic☆140Updated 10 years ago
- This is xc7z020clg400 FPGA hardware core board design☆25Updated last year
- simple DSO over Wi-Fi☆105Updated 8 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆222Updated 5 months ago
- Scopy MVP Schematics/Hardware Design Files☆55Updated 3 years ago
- The USRP™ Hardware Driver FPGA Repository☆264Updated 2 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆70Updated 11 months ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆126Updated 3 weeks ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆24Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- ☆61Updated 2 weeks ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆18Updated last year
- An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs…☆605Updated last year