kangyuzhe666 / ZYNQ7010-7020_AD9363
基于ZYNQ+AD9363的开源SDR硬件
☆477Updated 2 years ago
Alternatives and similar repositories for ZYNQ7010-7020_AD9363:
Users that are interested in ZYNQ7010-7020_AD9363 are comparing it to the libraries listed below
- EagleSDR Pi is a single board SDR Pplatform. It includes a Xilinx Zynq-7020, AD9363/AD9361/AD9364, 512 MByte DDR3L memory, USB OTG port, …☆82Updated 3 weeks ago
- ZYNQ7010-20 开源开发板,经济实惠好吃不贵☆154Updated 2 years ago
- ANTSDR Firmware☆133Updated 2 years ago
- EBAZ4205 BOARD☆199Updated 2 years ago
- PlutoSDR Firmware☆363Updated 6 months ago
- 用 于xilinx平台的简易自制下载器。☆95Updated 4 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆71Updated 4 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆748Updated last week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆409Updated 2 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆101Updated 5 years ago
- The USRP™ Hardware Driver FPGA Repository☆284Updated 3 years ago
- xilxin download tools☆51Updated 5 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆135Updated last year
- SW SDR☆43Updated last year
- Scopy MVP Schematics/Hardware Design Files☆59Updated 4 years ago
- iCESugar FPGA Board (base on iCE40UP5k)☆386Updated last week
- Vivado诸多IP,包括图像处理等☆205Updated 8 months ago
- An open source FPGA design for DSLogic☆151Updated 10 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆721Updated 4 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆112Updated last month
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆106Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆77Updated last year
- HDL libraries and projects☆1,629Updated this week
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- Firmware IRIG-B decoder☆24Updated 2 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆241Updated 11 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 3 weeks ago
- A GTK+ based oscilloscope application for interfacing with various IIO devices☆284Updated this week
- WinUSB implementation for the ZYNQ platform (Zybo board)☆25Updated 6 years ago