open-sdr / openofdmLinks
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆118Updated 2 months ago
Alternatives and similar repositories for openofdm
Users that are interested in openofdm are comparing it to the libraries listed below
Sorting:
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆433Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- RTL implementation of components for DVB-S2☆126Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- The USRP™ Hardware Driver FPGA Repository☆292Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆121Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆55Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆211Updated 5 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated 11 months ago
- MATLAB toolbox for ADI transceiver products☆62Updated 6 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆53Updated 2 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆117Updated 2 months ago
- ANTSDR Firmware☆136Updated 2 years ago
- MATLAB-based FIR filter design☆60Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆230Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products☆78Updated 4 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆92Updated last week
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 10 months ago
- Python productivity for RFSoC platforms☆80Updated last week
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆46Updated last month
- A basic Soft(Gate)ware Defined Radio architecture☆94Updated last year
- Firmware IRIG-B decoder☆26Updated 2 years ago
- ☆14Updated 7 years ago