open-sdr / openofdmLinks
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆113Updated 2 months ago
Alternatives and similar repositories for openofdm
Users that are interested in openofdm are comparing it to the libraries listed below
Sorting:
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆416Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- Verilog实现OFDM基带☆43Updated 9 years ago
- RTL implementation of components for DVB-S2☆118Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 2 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- ANTSDR Firmware☆134Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆287Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆184Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆207Updated last month
- LTE/WiFi/5G-NR SDR Transceiver☆53Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 2 months ago
- Verilog based BCH encoder/decoder☆120Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆66Updated 3 months ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- ☆14Updated 7 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆90Updated last week
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago