open-sdr / openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆103Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for openofdm
- LTE/WiFi/5G-NR SDR Transceiver☆52Updated 5 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆377Updated last year
- IEEE 802.11 OFDM-based transceiver system☆31Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Verilog实现OFDM基带☆39Updated 8 years ago
- ANTSDR Firmware☆127Updated last year
- RTL implementation of components for DVB-S2☆111Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆87Updated 5 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆18Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆54Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆36Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆91Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆21Updated last month
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆193Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆45Updated 8 months ago
- MATLAB toolbox for ADI transceiver products☆57Updated this week
- MATLAB-based FIR filter design☆51Updated 2 months ago
- AD9361 based USB3 SDR☆98Updated 7 years ago
- The USRP™ Hardware Driver FPGA Repository☆265Updated 2 years ago
- DVB-S2 LDPC Decoder☆25Updated 10 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆84Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆62Updated 5 months ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆102Updated 11 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- Hardware Viterbi Decoder in verilog☆22Updated 5 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆37Updated 6 months ago
- ☆12Updated 6 years ago