open-sdr / openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆106Updated last year
Alternatives and similar repositories for openofdm:
Users that are interested in openofdm are comparing it to the libraries listed below
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆391Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆52Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- Verilog实现OFDM基带☆40Updated 8 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆90Updated 6 months ago
- ANTSDR Firmware☆132Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- RTL implementation of components for DVB-S2☆112Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆201Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆19Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆94Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆23Updated 3 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 10 months ago
- MATLAB toolbox for ADI transceiver products☆59Updated 3 weeks ago
- The USRP™ Hardware Driver FPGA Repository☆272Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆100Updated last year
- ☆12Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆49Updated 2 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆64Updated this week
- Verilog based BCH encoder/decoder☆117Updated 2 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆81Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated last month
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆159Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- Using Software Designed Radio to transmit & receive FM signal☆43Updated 6 years ago