Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆132Feb 24, 2026Updated 3 months ago
Alternatives and similar repositories for openofdm
Users that are interested in openofdm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆865Sep 23, 2025Updated 8 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆472Jan 29, 2023Updated 3 years ago
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆18Aug 6, 2025Updated 10 months ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,652May 21, 2026Updated 3 weeks ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SDR is fun.☆35May 27, 2024Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- ADRV90xx Getting Started Info☆14Mar 3, 2020Updated 6 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆231Apr 29, 2025Updated last year
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆19Feb 8, 2017Updated 9 years ago
- ANTSDR Firmware☆144Mar 22, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Efabless mpw7 submission☆15May 6, 2024Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 4 months ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- ☆30Feb 21, 2024Updated 2 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- FPGA/hardware design of openwifi☆18Nov 28, 2025Updated 6 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆28Mar 27, 2025Updated last year
- 基于ZYNQ+AD9363的开源SDR硬件☆588Sep 13, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- An SDR LoRa implementation for R&D☆265Mar 1, 2021Updated 5 years ago
- An open-source, cross-platform PCB design program.☆17Aug 18, 2018Updated 7 years ago
- this project make nh7020 firmware☆32Oct 28, 2021Updated 4 years ago
- ☆10Oct 18, 2024Updated last year
- HDL libraries and projects☆1,945Updated this week
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated 3 months ago
- Verilog PCI express components☆26Jun 26, 2023Updated 2 years ago
- ☆175Feb 14, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- IEEE 802.11 OFDM-based transceiver system