open-sdr / openofdmLinks
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆126Updated last week
Alternatives and similar repositories for openofdm
Users that are interested in openofdm are comparing it to the libraries listed below
Sorting:
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆446Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆127Updated last month
- The USRP™ Hardware Driver FPGA Repository☆293Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- IEEE 802.11 OFDM-based transceiver system☆40Updated 8 years ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆216Updated 7 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated last month
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago
- ANTSDR Firmware☆138Updated 2 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆119Updated 5 months ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- MATLAB-based FIR filter design☆61Updated last year
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆46Updated last month
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆245Updated 2 years ago
- Python productivity for RFSoC platforms☆84Updated last month
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- Verilog based BCH encoder/decoder☆129Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆114Updated last year
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago