open-sdr / openofdmLinks
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆120Updated 3 months ago
Alternatives and similar repositories for openofdm
Users that are interested in openofdm are comparing it to the libraries listed below
Sorting:
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆437Updated 2 years ago
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆39Updated 7 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆123Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- ANTSDR Firmware☆136Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆214Updated 5 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 7 months ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆117Updated 3 months ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- The USRP™ Hardware Driver FPGA Repository☆292Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆56Updated last year
- MATLAB-based FIR filter design☆60Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆235Updated 2 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆93Updated 3 weeks ago
- Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products☆78Updated 4 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Python productivity for RFSoC platforms☆83Updated 3 weeks ago
- AD9361 based USB3 SDR☆117Updated 8 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 11 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 6 months ago