open-sdr / openofdmLinks
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆119Updated last month
Alternatives and similar repositories for openofdm
Users that are interested in openofdm are comparing it to the libraries listed below
Sorting:
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆432Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆115Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆210Updated 3 months ago
- MATLAB toolbox for ADI transceiver products☆63Updated 5 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆294Updated 3 years ago
- ANTSDR Firmware☆138Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆40Updated 10 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆113Updated last month
- Python productivity for RFSoC platforms☆79Updated 2 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 9 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆93Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 5 months ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆40Updated 6 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆221Updated 2 years ago
- AD9361 based USB3 SDR☆115Updated 7 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆84Updated last year
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆91Updated last month
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆43Updated last week
- MATLAB-based FIR filter design☆59Updated 11 months ago