Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆132Feb 24, 2026Updated last week
Alternatives and similar repositories for openofdm
Users that are interested in openofdm are comparing it to the libraries listed below
Sorting:
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆838Sep 23, 2025Updated 5 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆458Jan 29, 2023Updated 3 years ago
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆16Aug 6, 2025Updated 6 months ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,521Feb 19, 2026Updated last week
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Jan 8, 2021Updated 5 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆224Apr 29, 2025Updated 10 months ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆20Apr 24, 2023Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆64Jan 12, 2026Updated last month
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- SDR is fun.☆32May 27, 2024Updated last year
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated 2 weeks ago
- ID4100 Project, with an aim of introducing people to wireless technology☆14Sep 17, 2020Updated 5 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆19Feb 8, 2017Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 weeks ago
- ☆28Feb 21, 2024Updated 2 years ago
- this project make nh7020 firmware☆32Oct 28, 2021Updated 4 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆559Sep 13, 2022Updated 3 years ago
- HDL libraries and projects☆1,861Updated this week
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated 11 months ago
- ANTSDR Firmware☆141Mar 22, 2023Updated 2 years ago
- Verilog PCI express components☆25Jun 26, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆161Feb 14, 2026Updated 2 weeks ago
- IEEE 802.16 OFDM-based transceiver system☆28Jul 21, 2019Updated 6 years ago
- The datasheets and documentation for the centimeter level RTK Torch GNSS receiver with built in tilt compensation.☆11Feb 24, 2025Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 2019年全国大学生电子设计 大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆43Dec 15, 2017Updated 8 years ago
- ☆10Oct 18, 2024Updated last year
- bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem☆448Apr 15, 2024Updated last year
- KVM over IP Gateway targeting Zynq-7000 SoC☆21Mar 5, 2022Updated 3 years ago
- An SDR LoRa implementation for R&D☆257Mar 1, 2021Updated 5 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆18Apr 7, 2025Updated 10 months ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- OFDM implemented in MATLAB for USRP radios with MAC Layer☆46Feb 27, 2014Updated 12 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago