open-sdr / openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆109Updated last week
Alternatives and similar repositories for openofdm:
Users that are interested in openofdm are comparing it to the libraries listed below
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆406Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆32Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆55Updated 5 years ago
- ANTSDR Firmware☆135Updated 2 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆51Updated 6 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆95Updated 9 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last year
- RTL implementation of components for DVB-S2☆114Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆204Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆98Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 9 months ago
- The USRP™ Hardware Driver FPGA Repository☆278Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆60Updated last year
- MATLAB-based FIR filter design☆53Updated 6 months ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆54Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆60Updated 3 weeks ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆741Updated last week
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated last year
- Verilog based BCH encoder/decoder☆119Updated 2 years ago
- 国产VU13P加速卡资料☆64Updated this week
- ☆13Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆92Updated 8 years ago
- ☆12Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 6 years ago
- Firmware IRIG-B decoder☆24Updated 2 years ago