open-sdr / openofdmLinks
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆130Updated last month
Alternatives and similar repositories for openofdm
Users that are interested in openofdm are comparing it to the libraries listed below
Sorting:
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆454Updated 3 years ago
- IEEE 802.11 OFDM-based transceiver system☆42Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62Updated 6 years ago
- Verilog实现OFDM基带☆45Updated 10 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆110Updated last week
- The USRP™ Hardware Driver FPGA Repository☆295Updated 4 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆221Updated 9 months ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated last month
- ANTSDR Firmware☆139Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated 2 weeks ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆120Updated 6 months ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated 2 weeks ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Updated 6 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆42Updated 6 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆248Updated 2 years ago
- MATLAB-based FIR filter design☆62Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆46Updated 3 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆26Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆35Updated 3 years ago
- Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products☆79Updated 4 years ago
- Python productivity for RFSoC platforms☆87Updated 2 months ago
- AD9361 based USB3 SDR☆119Updated 8 years ago
- DVB-S2 LDPC Decoder☆29Updated 11 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Updated 2 months ago