WangXuan95 / FPGA-USB-DeviceLinks
An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-speed) device端控制器,可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备,只需要3个FPGA普通IO,而不需要额外的接口芯片。
☆771Updated 7 months ago
Alternatives and similar repositories for FPGA-USB-Device
Users that are interested in FPGA-USB-Device are comparing it to the libraries listed below
Sorting:
- Various HDL (Verilog) IP Cores☆818Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆625Updated 4 months ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆304Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆492Updated 3 years ago
- Verilog UART☆494Updated 4 months ago
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆307Updated last year
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆285Updated last year
- The RIFFA development repository☆838Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆218Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆182Updated last year
- SPI Master for FPGA - VHDL and Verilog☆296Updated last year
- Verilog PCI express components☆1,377Updated last year
- Vivado诸多IP,包括图像处理等☆209Updated 11 months ago
- Opensource DDR3 Controller☆362Updated last month
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆354Updated last year
- Open Logic FPGA Standard Library☆671Updated 2 weeks ago
- ☆621Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆641Updated last year
- Verilog AXI stream components for FPGA implementation☆812Updated 4 months ago
- SPI Slave for FPGA in Verilog and VHDL☆203Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆299Updated 2 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆232Updated 2 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆260Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,321Updated last week
- Bus bridges and other odds and ends☆572Updated 3 months ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆408Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆283Updated 3 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆657Updated 2 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆971Updated 2 weeks ago
- Verilog SDRAM memory controller☆336Updated 8 years ago