Alternatives and similar repositories for FPGA-USB-Device:

Users that are interested in FPGA-USB-Device are comparing it to the libraries listed below

• WangXuan95 / FPGA-SDcard-Reader
  An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。
  ☆289Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆748Updated 3 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆421Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆584Updated 2 weeks ago
• WangXuan95 / FPGA-CAN
  An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。
  ☆250Updated last year
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆228Updated 2 years ago
• WangXuan95 / FPGA-ftdi245fifo
  An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。
  ☆282Updated 9 months ago
• WangXuan95 / FPGA-DDR-SDRAM
  An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。
  ☆169Updated last year
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆193Updated 7 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆455Updated 2 weeks ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆539Updated last year
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆275Updated 4 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆276Updated this week
• WangXuan95 / FPGA-JPEG-LS-encoder
  An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…
  ☆237Updated 5 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆789Updated 2 weeks ago
• WangXuan95 / FPGA-UART
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆161Updated last year
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆250Updated 2 months ago
• wuxx / icesugar
  iCESugar FPGA Board (base on iCE40UP5k)
  ☆376Updated 4 months ago
• circuitvalley / mipi_csi_receiver_FPGA
  MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Vid…
  ☆411Updated 2 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆195Updated 10 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,236Updated 10 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆272Updated last year
• sipeed / TangPrimer-20K-example
  TangPrimer-20K-example project
  ☆192Updated 4 months ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆357Updated 2 years ago
• Digilent / vivado-library
  ☆605Updated 8 months ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆236Updated 10 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• gatecat / CSI2Rx
  Open Source 4k CSI-2 Rx core for Xilinx FPGAs
  ☆392Updated 6 years ago
• WangXuan95 / FPGA-FixedPoint
  Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…
  ☆167Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆312Updated 10 months ago