WangXuan95 / FPGA-USB-Device
An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-speed) device端控制器,可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备,只需要3个FPGA普通IO,而不需要额外的接口芯片。
☆613Updated last year
Related projects ⓘ
Alternatives and complementary repositories for FPGA-USB-Device
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆267Updated last year
- Verilog I2C interface for FPGA implementation☆549Updated 4 months ago
- Various HDL (Verilog) IP Cores☆710Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆215Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆371Updated 3 years ago
- Verilog UART☆424Updated last year
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆263Updated 6 months ago
- SPI Slave for FPGA in Verilog and VHDL☆185Updated 6 months ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆148Updated last year
- SPI Master for FPGA - VHDL and Verilog☆261Updated last year
- iCESugar FPGA Board (base on iCE40UP5k)☆363Updated 3 weeks ago
- ☆574Updated 4 months ago
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆229Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆211Updated last week
- Bus bridges and other odds and ends☆491Updated 10 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆266Updated 6 months ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆214Updated 2 months ago
- Verilog PCI express components☆1,141Updated 6 months ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆251Updated 9 months ago
- Verilog AXI stream components for FPGA implementation☆746Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,115Updated this week
- Vivado诸多IP,包括图像处理等☆161Updated 3 months ago
- The RIFFA development repository☆777Updated 5 months ago
- Opensource DDR3 Controller☆217Updated this week
- Common SystemVerilog components☆521Updated this week
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- A huge VHDL library for FPGA development☆347Updated this week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆468Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆201Updated 2 years ago
- Verilog SDRAM memory controller☆311Updated 7 years ago