Reed Solomon Encoder and Decoder Digital IP
☆21Jun 14, 2020Updated 5 years ago
Alternatives and similar repositories for rs-codec
Users that are interested in rs-codec are comparing it to the libraries listed below
Sorting:
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- ☆18Jun 5, 2018Updated 7 years ago
- verilog☆21Jun 26, 2023Updated 2 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Mar 15, 2021Updated 4 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Dec 17, 2019Updated 6 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- ☆33Jun 11, 2021Updated 4 years ago
- Gaussian noise generator Verilog IP core☆32May 22, 2023Updated 2 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆81Apr 28, 2023Updated 2 years ago
- ☆75Jul 30, 2021Updated 4 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated last week
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆42Jun 22, 2021Updated 4 years ago
- asynchronous fifo based on verilog☆14Apr 14, 2022Updated 3 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Jan 14, 2024Updated 2 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- ☆14Jun 21, 2023Updated 2 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- ☆13Oct 1, 2025Updated 5 months ago
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Algorithm to detect bursts in the EEG of preterm infants (Python version of an existing Matlab program)☆11Feb 17, 2020Updated 6 years ago
- Experimental development of a narrowband data modem for QO100☆12Jul 20, 2021Updated 4 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago