RedFlag2017 / rs-codecLinks
Reed Solomon Encoder and Decoder Digital IP
☆21Updated 5 years ago
Alternatives and similar repositories for rs-codec
Users that are interested in rs-codec are comparing it to the libraries listed below
Sorting:
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆23Updated 2 months ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆56Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- verilog☆21Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- AXI Interconnect☆53Updated 4 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆28Updated 4 years ago