Reed Solomon Encoder and Decoder Digital IP
☆22Jun 14, 2020Updated 6 years ago
Alternatives and similar repositories for rs-codec
Users that are interested in rs-codec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 12 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可 以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- ☆20Jun 5, 2018Updated 8 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆26Dec 17, 2019Updated 6 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 6 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- verilog☆21Jun 26, 2023Updated 3 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆20Jul 22, 2021Updated 5 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- The code is about the paper "Low Complexity ZF and MMSE Detectors for the Uplink MU-MIMO Systems With a Time-Varying Number of Active Use…☆10Oct 12, 2022Updated 3 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆41Sep 21, 2021Updated 4 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- ☆77Jul 30, 2021Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆40Jun 2, 2021Updated 5 years ago
- FPGA 百兆以太网☆12Feb 23, 2019Updated 7 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆86Apr 28, 2023Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- configurable cordic core in verilog☆55Jul 17, 2014Updated 12 years ago
- ☆44Aug 20, 2026Updated last week
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆19Apr 17, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenAstroTech FirmWare Graphical User Interface☆14Mar 1, 2026Updated 5 months ago
- this repository is vim cfg for verilog.☆56Updated this week
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆892Sep 23, 2025Updated 11 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Jul 7, 2026Updated last month
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago