RedFlag2017 / rs-codec
Reed Solomon Encoder and Decoder Digital IP
☆19Updated 4 years ago
Alternatives and similar repositories for rs-codec:
Users that are interested in rs-codec are comparing it to the libraries listed below
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 6 months ago
- Hardware Viterbi Decoder in verilog☆24Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆28Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 2 years ago
- FIR implemention with Verilog☆46Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 11 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆50Updated last year
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆53Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 2 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆14Updated 2 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆22Updated 4 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆30Updated 6 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- verilog☆21Updated last year
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago