RedFlag2017 / rs-codecLinks
Reed Solomon Encoder and Decoder Digital IP
☆21Updated 5 years ago
Alternatives and similar repositories for rs-codec
Users that are interested in rs-codec are comparing it to the libraries listed below
Sorting:
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆15Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Interface Protocol in Verilog☆50Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- 通 过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- verilog☆21Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 5 years ago