jhshi / openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆392Updated 2 years ago
Alternatives and similar repositories for openofdm:
Users that are interested in openofdm are comparing it to the libraries listed below
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆720Updated last month
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆106Updated last year
- The USRP™ Hardware Driver FPGA Repository☆272Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆202Updated last year
- RTL implementation of components for DVB-S2☆112Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆228Updated 9 months ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆167Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆90Updated 7 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆96Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆160Updated last year
- ANTSDR Firmware☆133Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆449Updated 2 years ago
- Bus bridges and other odds and ends☆511Updated last week
- Example designs for FPGA Drive FMC☆231Updated 3 weeks ago
- bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem☆402Updated 9 months ago
- LTE/WiFi/5G-NR SDR Transceiver☆52Updated 6 years ago
- HDL libraries and projects☆1,570Updated this week
- Various HDL (Verilog) IP Cores☆726Updated 3 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆482Updated 2 years ago
- Verilog UART☆437Updated last year
- Verilog module for calculation of FFT.☆167Updated 12 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆120Updated last year
- Verilog based BCH encoder/decoder☆117Updated 2 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Verilog AXI stream components for FPGA implementation☆769Updated 5 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆559Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year