jhshi / openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆406Updated 2 years ago
Alternatives and similar repositories for openofdm:
Users that are interested in openofdm are comparing it to the libraries listed below
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆739Updated last week
- The USRP™ Hardware Driver FPGA Repository☆278Updated 3 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆108Updated last week
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆204Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- ANTSDR Firmware☆135Updated last year
- IEEE 802.11 OFDM-based transceiver system☆32Updated 7 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆168Updated last year
- 基于ZYNQ+AD9363的开源SDR硬件☆468Updated 2 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆170Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆95Updated 8 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆55Updated 5 years ago
- Bus bridges and other odds and ends☆523Updated last month
- RTL implementation of components for DVB-S2☆114Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆231Updated 11 months ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆124Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆315Updated 10 months ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆62Updated last month
- LTE/WiFi/5G-NR SDR Transceiver☆51Updated 6 years ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆575Updated 4 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- HDL libraries and projects☆1,604Updated this week
- Verilog AXI stream components for FPGA implementation☆790Updated 3 weeks ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆237Updated 10 months ago
- Example designs for FPGA Drive FMC☆237Updated 2 months ago
- Firmware IRIG-B decoder☆24Updated 2 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆13Updated 8 years ago
- The RIFFA development repository☆805Updated 9 months ago
- PlutoSDR Firmware☆357Updated 5 months ago
- Verilog module for calculation of FFT.☆169Updated 12 years ago