Alternatives and similar repositories for openofdm

Users that are interested in openofdm are comparing it to the libraries listed below

• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆766Updated last month
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆113Updated 3 months ago
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆289Updated 3 years ago
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆209Updated last month
• dshekhalev / FEC
  FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
  ☆105Updated last year
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆103Updated 2 years ago
• kangyuzhe666 / ZYNQ7010-7020_AD9363
  基于ZYNQ+AD9363的开源SDR硬件
  ☆496Updated 2 years ago
• lauchinyuan / FPGA_QPSK-modem
  A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
  ☆154Updated last year
• strath-sdr / RFSoC-Book
  Companion Jupyter Notebooks for the RFSoC-Book.
  ☆188Updated 2 years ago
• OpenResearchInstitute / dvb_fpga
  RTL implementation of components for DVB-S2
  ☆121Updated 2 years ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆501Updated 2 years ago
• MicroPhase / antsdr-fw
  ANTSDR Firmware
  ☆137Updated 2 years ago
• Grootzz / AD9361_TX_MSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆58Updated 6 years ago
• benreynwar / fft-dit-fpga
  Verilog module for calculation of FFT.
  ☆175Updated 12 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 3 months ago
• MeowLucian / SDR_Matlab_OFDM_802.11a
  Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz
  ☆177Updated 7 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆568Updated 2 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,675Updated this week
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆241Updated last year
• KastnerRG / riffa
  The RIFFA development repository
  ☆835Updated last year
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆359Updated 3 weeks ago
• alexforencich / verilog-uart
  Verilog UART
  ☆490Updated 3 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆353Updated last year
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆252Updated 5 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆813Updated 3 years ago
• jkelley / irig-decoder
  Firmware IRIG-B decoder
  ☆25Updated 2 years ago
• Xilinx / XilinxBoardStore
  ☆288Updated 3 weeks ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆264Updated last week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆580Updated 4 years ago
• analogdevicesinc / pyadi-iio
  Python interfaces for ADI hardware with IIO drivers (aka peyote)
  ☆180Updated last week