jhshi / openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆396Updated 2 years ago
Alternatives and similar repositories for openofdm:
Users that are interested in openofdm are comparing it to the libraries listed below
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆725Updated 2 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆106Updated last year
- The USRP™ Hardware Driver FPGA Repository☆276Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆202Updated last year
- RTL implementation of components for DVB-S2☆113Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆161Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆122Updated last year
- 基于ZYNQ+AD9363的开源SDR硬件☆454Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆92Updated 7 months ago
- ANTSDR Firmware☆135Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆229Updated 9 months ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆167Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem☆404Updated 10 months ago
- Verilog实现OFDM基带☆41Updated 9 years ago
- Bus bridges and other odds and ends☆518Updated last week
- PlutoSDR Firmware☆351Updated 4 months ago
- Example designs for FPGA Drive FMC☆232Updated last month
- Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities☆115Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆575Updated 7 months ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆232Updated 9 months ago
- Xilinx Tcl Store☆350Updated this week
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 2 months ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆83Updated 2 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆775Updated 6 months ago
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆159Updated this week