jhshi / openofdmLinks
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆423Updated 2 years ago
Alternatives and similar repositories for openofdm
Users that are interested in openofdm are comparing it to the libraries listed below
Sorting:
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆772Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆116Updated this week
- The USRP™ Hardware Driver FPGA Repository☆291Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆209Updated 2 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆109Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆194Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆155Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆504Updated 2 years ago
- ANTSDR Firmware☆137Updated 2 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆178Updated 7 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆42Updated last week
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆183Updated last week
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Verilog实现OFDM基带☆44Updated 9 years ago
- HDL libraries and projects☆1,689Updated this week
- 最小和算法实现☆10Updated 5 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Example designs for FPGA Drive FMC☆256Updated 6 months ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- NMS_decode☆15Updated 4 years ago
- Firmware IRIG-B decoder☆25Updated 2 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆242Updated last year
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆71Updated 4 months ago
- Linux kernel variant from Analog Devices; see README.md for details☆522Updated this week