jhshi / openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆409Updated 2 years ago
Alternatives and similar repositories for openofdm:
Users that are interested in openofdm are comparing it to the libraries listed below
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆746Updated 2 weeks ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆112Updated last month
- The USRP™ Hardware Driver FPGA Repository☆283Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆206Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆99Updated 9 months ago
- RTL implementation of components for DVB-S2☆116Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆172Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- HDL libraries and projects☆1,621Updated last week
- 基于ZYNQ+AD9363的开源SDR硬件☆477Updated 2 years ago
- ANTSDR Firmware☆134Updated 2 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆175Updated 7 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆235Updated last year
- Example designs for FPGA Drive FMC☆244Updated 3 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆56Updated 5 years ago
- Verilog module for calculation of FFT.☆168Updated 12 years ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆135Updated last year
- Xilinx Tcl Store☆354Updated this week
- PlutoSDR Firmware☆363Updated 6 months ago
- The RIFFA development repository☆815Updated 10 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆322Updated 11 months ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆191Updated 6 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆63Updated 2 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆63Updated last year
- Verilog AXI stream components for FPGA implementation☆795Updated last month
- LTE/WiFi/5G-NR SDR Transceiver☆53Updated 6 years ago
- NMS_decode☆13Updated 4 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago