jhshi / openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆413Updated 2 years ago
Alternatives and similar repositories for openofdm:
Users that are interested in openofdm are comparing it to the libraries listed below
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆753Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆112Updated last month
- The USRP™ Hardware Driver FPGA Repository☆285Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆206Updated last week
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆100Updated 10 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- RTL implementation of components for DVB-S2☆117Updated 2 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆482Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆178Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆240Updated last year
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆142Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆330Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- ANTSDR Firmware☆134Updated 2 years ago
- Verilog based BCH encoder/decoder☆119Updated 2 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆178Updated 7 years ago
- Example designs for FPGA Drive FMC☆246Updated 4 months ago
- Various HDL (Verilog) IP Cores☆781Updated 3 years ago
- PlutoSDR Firmware☆366Updated 6 months ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆40Updated 2 months ago
- HDL libraries and projects☆1,638Updated this week
- Verilog module for calculation of FFT.☆174Updated 12 years ago
- Xilinx Tcl Store☆355Updated last week
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆573Updated 7 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆209Updated last week
- Bus bridges and other odds and ends☆552Updated 3 weeks ago
- Open source FPGA-based NIC and platform for in-network compute☆193Updated last year