jhshi / openofdmLinks
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
☆431Updated 2 years ago
Alternatives and similar repositories for openofdm
Users that are interested in openofdm are comparing it to the libraries listed below
Sorting:
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆779Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆119Updated last month
- The USRP™ Hardware Driver FPGA Repository☆291Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆210Updated 3 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆219Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆113Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆160Updated last year
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- ANTSDR Firmware☆137Updated 2 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆513Updated 2 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆245Updated last year
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆178Updated 7 years ago
- Firmware IRIG-B decoder☆26Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆184Updated this week
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆42Updated last month
- 最小和算法实现☆10Updated 5 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 4 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆75Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆40Updated 6 years ago
- HDL libraries and projects☆1,713Updated this week
- Example designs for FPGA Drive FMC☆258Updated 7 months ago
- Verilog module for calculation of FFT.☆179Updated 12 years ago
- ☆19Updated 7 months ago