catkira / open5G_phy
A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
☆202Updated last year
Alternatives and similar repositories for open5G_phy:
Users that are interested in open5G_phy are comparing it to the libraries listed below
- A Python package for 5G-NR simulations☆106Updated 3 months ago
- RTL implementation of components for DVB-S2☆113Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆161Updated last year
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆245Updated last week
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆66Updated last month
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆64Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆397Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆93Updated 7 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆106Updated last year
- MATLAB toolbox for ADI transceiver products☆59Updated 2 months ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆83Updated 2 months ago
- Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities☆116Updated 4 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- Playing with Low-density parity-check codes☆91Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- ☆27Updated 11 months ago
- ANTSDR Firmware☆135Updated last year
- The USRP™ Hardware Driver FPGA Repository☆276Updated 3 years ago
- IIO blocks for GNU Radio☆99Updated last year
- AD9361 based USB3 SDR☆101Updated 7 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 2 months ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated last year
- DVB-S2 SDR Transceiver powerded by AFF3CT & StreamPU.☆28Updated this week
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- free5GRAN is an open-source 5G RAN stack. The current version includes a receiver which decodes MIB & SIB1 data. It also acts as a cell s…☆114Updated 3 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- pynq framework for antsdr☆34Updated 8 months ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- ☆68Updated last year