catkira / open5G_phyLinks
A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
☆215Updated 7 months ago
Alternatives and similar repositories for open5G_phy
Users that are interested in open5G_phy are comparing it to the libraries listed below
Sorting:
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆293Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆323Updated last month
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆127Updated 3 weeks ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆126Updated last week
- Companion Jupyter Notebooks for the RFSoC-Book.☆242Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆445Updated 2 years ago
- Playing with Low-density parity-check codes☆98Updated 2 years ago
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆83Updated 11 months ago
- DVB-S2 Receiver Extensions for GNU Radio☆124Updated last year
- MATLAB toolbox for ADI transceiver products☆63Updated last month
- A Python package for 5G-NR simulations☆140Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- pynq framework for antsdr☆36Updated last year
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆95Updated 2 months ago
- ANTSDR Firmware☆136Updated 2 years ago
- IIO blocks for GNU Radio☆105Updated 2 years ago
- ☆69Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- ☆28Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- ☆24Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆40Updated 7 years ago
- DVB-S2 SDR Transceiver powerded by AFF3CT & StreamPU.☆33Updated 3 months ago
- Python productivity for RFSoC platforms☆84Updated last month
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Example applications for UHD/RFNoC☆18Updated 3 years ago