catkira / open5G_phyLinks
A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
☆207Updated last month
Alternatives and similar repositories for open5G_phy
Users that are interested in open5G_phy are comparing it to the libraries listed below
Sorting:
- RTL implementation of components for DVB-S2☆118Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆280Updated last month
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆113Updated 2 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆184Updated last year
- A Python package for 5G-NR simulations☆119Updated 7 months ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆70Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆416Updated 2 years ago
- Playing with Low-density parity-check codes☆94Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆287Updated 3 years ago
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆69Updated 4 months ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆87Updated 6 months ago
- MATLAB toolbox for ADI transceiver products☆63Updated 2 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- DVB-S2 Receiver Extensions for GNU Radio☆111Updated 10 months ago
- Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities☆121Updated 5 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 2 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- IIO blocks for GNU Radio☆101Updated last year
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆90Updated last week
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated 2 years ago
- pynq framework for antsdr☆34Updated last year
- ANTSDR Firmware☆134Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- ☆28Updated last year
- AD9361 based USB3 SDR☆111Updated 7 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago