catkira / open5G_phyLinks
A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
☆209Updated last month
Alternatives and similar repositories for open5G_phy
Users that are interested in open5G_phy are comparing it to the libraries listed below
Sorting:
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- A Python package for 5G-NR simulations☆121Updated 7 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆188Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆105Updated last year
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆283Updated 2 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆113Updated 3 months ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆89Updated this week
- MATLAB toolbox for ADI transceiver products☆62Updated 3 months ago
- The USRP™ Hardware Driver FPGA Repository☆289Updated 3 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆70Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.