A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
☆229Apr 29, 2025Updated last year
Alternatives and similar repositories for open5G_phy
Users that are interested in open5G_phy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python package for 5G-NR simulations☆148May 14, 2026Updated last week
- HDL code for a complex multiplier with AXI stream Interface☆13Apr 6, 2023Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Mar 18, 2026Updated 2 months ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆77Jan 11, 2023Updated 3 years ago
- A fast FEM solver entirely written in Python☆25Jan 9, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆25Apr 16, 2023Updated 3 years ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆352Apr 27, 2026Updated 3 weeks ago
- FALCON - Fast Analysis of LTE Control channels☆315Oct 13, 2023Updated 2 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆140Apr 24, 2026Updated last month
- MATLAB-based testing tools for the srsRAN Project https://github.com/srsran/srsRAN_Project☆42Mar 27, 2026Updated last month
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆469Jan 29, 2023Updated 3 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆862Sep 23, 2025Updated 8 months ago
- RTL implementation of components for DVB-S2☆140May 16, 2026Updated last week
- Implemented a prototype of gNB-CU-UP a network element of 5G Radio Network. Using DPDK, a set of data-plane processing libraries and NIC …☆18Nov 27, 2021Updated 4 years ago
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆95Jan 14, 2025Updated last year
- free5GRAN is an open-source 5G RAN stack. The current version includes a receiver which decodes MIB & SIB1 data. It also acts as a cell s…☆135Oct 6, 2021Updated 4 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- ANTSDR Firmware☆143Mar 22, 2023Updated 3 years ago
- A low latency DVB-T2 transmitter for GNU Radio☆19Sep 11, 2025Updated 8 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Soapy SDR plugin for PlutoSDR☆80May 18, 2026Updated last week
- This repository contains Physical layer utilities based on 3GPP specs for NR 5G☆80Jun 6, 2022Updated 3 years ago
- A Python 3 C++ extension to simplify development using USRP software-defined radios.☆12Mar 16, 2026Updated 2 months ago
- ☆72Nov 14, 2024Updated last year
- Assorted Jupyter notebooks by Daniel Estévez☆195Apr 25, 2026Updated last month
- The USRP™ Hardware Driver Repository☆1,235Apr 23, 2026Updated last month
- 4-channel gradient power amplifier for low field MRI☆16Aug 9, 2023Updated 2 years ago
- LiteX based M2 SDR/RF FPGA board.☆213May 19, 2026Updated last week
- OpenHT FPGA design☆36Jun 24, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆132Feb 24, 2026Updated 3 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆83Apr 28, 2023Updated 3 years ago
- Rasdisys Open Source code for a LTE eNB on Qualcomm FSM9955☆39Jun 1, 2021Updated 4 years ago
- ☆28Jan 11, 2024Updated 2 years ago
- Playing with Low-density parity-check codes☆101May 11, 2023Updated 3 years ago
- bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem☆456Apr 15, 2024Updated 2 years ago
- An open source implementation of the Small Cell Forum's Network Functional API (nFAPI)☆62Aug 14, 2018Updated 7 years ago