Alternatives and similar repositories for fpga:

Users that are interested in fpga are comparing it to the libraries listed below

• jhshi / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆402Updated 2 years ago
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆97Updated last year
• strath-sdr / RFSoC-Book
  Companion Jupyter Notebooks for the RFSoC-Book.
  ☆163Updated last year
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆203Updated last year
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆108Updated this week
• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆737Updated 3 months ago
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆88Updated 6 years ago
• OpenResearchInstitute / dvb_fpga
  RTL implementation of components for DVB-S2
  ☆114Updated last year
• dshekhalev / FEC
  FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
  ☆94Updated 8 months ago
• MicroPhase / antsdr-fw
  ANTSDR Firmware
  ☆135Updated last year
• analogdevicesinc / meta-adi
  This is the Analog Devices Inc. Yocto/OpenEmbedded layer
  ☆39Updated this week
• strath-sdr / rfsoc_qsfp_offload
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆17Updated 3 months ago
• MicroPhase / antsdr_standalone
  Standalone application based on ADI hdl and no_OS for ANTSDR.
  ☆21Updated last year
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆231Updated 10 months ago
• Xilinx / PYNQ_RFSOC_Workshop
  Open-sourcing the PYNQ & RFSoC workshop materials
  ☆58Updated 4 years ago
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆46Updated last year
• analogdevicesinc / plutosdr-fw
  PlutoSDR Firmware
  ☆357Updated 4 months ago
• analogdevicesinc / pyadi-iio
  Python interfaces for ADI hardware with IIO drivers (aka peyote)
  ☆164Updated this week
• Grootzz / AD9361_TX_MSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆54Updated 5 years ago
• analogdevicesinc / libad9361-iio
  IIO AD9361 library for filter design and handling, multi-chip sync, etc.
  ☆85Updated 3 months ago
• myriadrf / LimeSDR-USB_GW
  Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board
  ☆103Updated 3 years ago
• lisliyongming / JESD204B
  通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
  ☆22Updated 5 years ago
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆59Updated last week
• Xilinx-Wiki-Projects / ZCU102-Ethernet
  Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.
  ☆62Updated 3 weeks ago
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆73Updated 8 months ago
• benreynwar / fft-dit-fpga
  Verilog module for calculation of FFT.
  ☆167Updated 12 years ago
• analogdevicesinc / MathWorks_tools
  Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products
  ☆74Updated 4 years ago
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆190Updated 6 years ago
• russdill / bch_verilog
  Verilog based BCH encoder/decoder
  ☆118Updated 2 years ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆63Updated 9 months ago