freedomhust / LDPC_MS
最小和算法实现
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for LDPC_MS
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆44Updated 7 years ago
- NMS_decode☆11Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆44Updated 7 months ago
- LDPC编码解码matlab代码和Verilog代码及资料☆41Updated 6 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆53Updated last year
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- this repository is vim cfg for verilog.☆41Updated 3 months ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Updated 9 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆86Updated 4 months ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆10Updated 4 years ago
- Verilog based BCH encoder/decoder☆112Updated 2 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆100Updated 11 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆83Updated 5 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆12Updated last month
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆51Updated 8 years ago
- FFT generator using Chisel☆56Updated 3 years ago
- IEEE 802.11 OFDM-based transceiver system☆30Updated 6 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 7 months ago
- AXI总线连接器☆90Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆22Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆104Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆111Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆40Updated 3 years ago
- Implementation of BPSK QPSK ASK and FSK☆13Updated 4 years ago