freedomhust / LDPC_MSLinks
最小和算法实现
☆10Updated 4 years ago
Alternatives and similar repositories for LDPC_MS
Users that are interested in LDPC_MS are comparing it to the libraries listed below
Sorting:
- NMS_decode☆13Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- ☆12Updated 3 years ago
- PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.☆7Updated 3 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆105Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- this repository is vim cfg for verilog.☆48Updated 10 months ago
- Implementation of BPSK QPSK ASK and FSK☆13Updated 4 years ago
- Polar coding, decoding, and testing☆12Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆38Updated 6 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- verilog☆21Updated 2 years ago
- Verilog based BCH encoder/decoder☆120Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Pipeline FFT Implementation in Verilog HDL☆120Updated 6 years ago