freedomhust / LDPC_MS
最小和算法实现
☆10Updated 4 years ago
Alternatives and similar repositories for LDPC_MS:
Users that are interested in LDPC_MS are comparing it to the libraries listed below
- NMS_decode☆13Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆49Updated 7 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆45Updated 6 years ago
- ☆11Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆63Updated last year
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆97Updated 9 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆56Updated 5 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆18Updated 6 months ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- this repository is vim cfg for verilog.☆45Updated 8 months ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Implementation of BPSK QPSK ASK and FSK☆13Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆25Updated 5 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆47Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆103Updated 6 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆134Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago