freedomhust / LDPC_MSLinks
最小和算法实现
☆10Updated 5 years ago
Alternatives and similar repositories for LDPC_MS
Users that are interested in LDPC_MS are comparing it to the libraries listed below
Sorting:
- NMS_decode☆15Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated last year
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆24Updated last year
- Hardware Viterbi Decoder in verilog☆28Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆176Updated last year
- this repository is vim cfg for verilog.☆51Updated last year
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆57Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated 2 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- Polar Decoder☆12Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆137Updated 6 years ago
- verilog☆21Updated 2 years ago
- AXI总线连接器☆104Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆31Updated 2 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago