gnuradio / gr-verilogLinks
☆18Updated 2 years ago
Alternatives and similar repositories for gr-verilog
Users that are interested in gr-verilog are comparing it to the libraries listed below
Sorting:
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated 2 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆44Updated last week
- A wishbone controlled FM transmitter hack☆23Updated last year
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Small footprint and configurable JESD204B core☆44Updated 3 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆94Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆69Updated 6 months ago
- LiteX-based gateware for LimeSDR boards.☆15Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- ADI Scripts for Linux images☆28Updated 2 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Prototype phase noise analyzer☆20Updated 4 years ago
- ☆29Updated last year
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter☆18Updated 8 years ago