gnuradio / gr-verilogLinks
☆18Updated 2 years ago
Alternatives and similar repositories for gr-verilog
Users that are interested in gr-verilog are comparing it to the libraries listed below
Sorting:
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last week
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated last week
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Updated 3 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Updated 3 years ago
- Small footprint and configurable JESD204B core☆50Updated last week
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated 2 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Updated last year
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- ☆29Updated last year
- ☆33Updated 2 years ago
- Everything needed for ulx3s FPGA☆15Updated 5 years ago
- Open Source AES☆31Updated 3 months ago