gnuradio / gr-verilogLinks
☆18Updated 2 years ago
Alternatives and similar repositories for gr-verilog
Users that are interested in gr-verilog are comparing it to the libraries listed below
Sorting:
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆96Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated 2 weeks ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆46Updated last week
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Small footprint and configurable JESD204B core☆45Updated last week
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- ADI Scripts for Linux images☆28Updated 2 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆29Updated last year
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆17Updated this week
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- IP submodules, formatted for easier CI integration☆30Updated 3 weeks ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 8 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆60Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆50Updated 11 years ago