Alternatives and similar repositories for gr-verilog

Users that are interested in gr-verilog are comparing it to the libraries listed below

• B0WEN-HU / gr-verilog
  This is an OOT module for GNU Radio integrating verilog simulation feature
  ☆38Updated 5 years ago
• Victoromoniyi / gr-litex
  LiteX Accelerator Block for GNU Radio
  ☆24Updated 3 years ago
• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆57Updated 3 weeks ago
• theseus-cores / theseus-cores
  Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)
  ☆16Updated 3 years ago
• emard / flearadio
  Digital FM Radio Receiver for FPGA
  ☆61Updated 9 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆31Updated 4 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆60Updated last month
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆45Updated 2 months ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 4 years ago
• ZipCPU / sdr
  A basic Soft(Gate)ware Defined Radio architecture
  ☆91Updated last year
• noasic / noasic
  An open-source VHDL library for FPGA design.
  ☆31Updated 3 years ago
• controlpaths / blog
  Projects published on controlpaths.com and hackster.io
  ☆41Updated 3 years ago
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆31Updated 2 years ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆63Updated 3 weeks ago
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• SMB784 / SQRL_quickstart
  Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs
  ☆68Updated 3 years ago
• laurencebarker / Saturn
  Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM
  ☆42Updated last week
• alpin3 / ulx3s
  Everything needed for ulx3s FPGA
  ☆15Updated 4 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 3 years ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆23Updated last year
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆38Updated 2 years ago
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆46Updated 5 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated last year
• analogdevicesinc / linux_image_ADI-scripts
  ADI Scripts for Linux images
  ☆28Updated 3 weeks ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆29Updated 5 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆29Updated 2 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆40Updated last year
• mcci-catena / catena-riscv32-fpga
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Updated 6 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Updated 9 years ago
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆45Updated this week