ChinaQMTECH / ZYJZGW_Kintex-7_XC7K325T_Starter_Kit
☆17Updated 3 years ago
Alternatives and similar repositories for ZYJZGW_Kintex-7_XC7K325T_Starter_Kit:
Users that are interested in ZYJZGW_Kintex-7_XC7K325T_Starter_Kit are comparing it to the libraries listed below
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- ☆37Updated 3 years ago
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- Small footprint and configurable JESD204B core☆42Updated 3 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- JESD204b modules in VHDL☆29Updated 5 years ago
- ☆45Updated 2 years ago
- Extensible FPGA control platform☆59Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- ☆45Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆41Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆83Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- ☆20Updated 2 years ago
- ☆30Updated 4 years ago