ChinaQMTECH / ZYJZGW_Kintex-7_XC7K325T_Starter_Kit
☆17Updated 3 years ago
Alternatives and similar repositories for ZYJZGW_Kintex-7_XC7K325T_Starter_Kit:
Users that are interested in ZYJZGW_Kintex-7_XC7K325T_Starter_Kit are comparing it to the libraries listed below
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- ☆37Updated 3 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- Collection of projects for various FPGA development boards☆44Updated 10 months ago
- ☆20Updated 2 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆22Updated last year
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆35Updated 6 years ago
- Wishbone controlled I2C controllers☆47Updated 4 months ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆19Updated 5 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Wishbone interconnect utilities☆39Updated last month
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- MIPI CSI-2 RX☆31Updated 3 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆51Updated last month
- Extensible FPGA control platform☆59Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month