a simple riscv cpu
☆24Dec 2, 2022Updated 3 years ago
Alternatives and similar repositories for riscv_cpu
Users that are interested in riscv_cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆18Nov 30, 2022Updated 3 years ago
- This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…☆16Sep 7, 2025Updated 11 months ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- Start a blockchain on raspberry pi☆10May 30, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AXI4 and AXI4-Lite interface definitions☆108Sep 20, 2020Updated 5 years ago
- ☆12Apr 11, 2019Updated 7 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- The system is a FPGA-based system that can recognize object in videos.☆17Apr 29, 2025Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- Little cpu in verilog.☆12Updated this week
- 签证官揭开关于美国学生签证申请的谣言☆11May 30, 2018Updated 8 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆24Jul 29, 2026Updated 2 weeks ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- 上海大学 课程实验报告LaTex模板☆17Mar 23, 2023Updated 3 years ago
- PyTorch code for full quantization of DNN using BCGD☆14Jul 24, 2019Updated 7 years ago
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- Verilog写的简单五级流水线CPU☆16Sep 24, 2020Updated 5 years ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆33May 1, 2021Updated 5 years ago
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- UC Berkeley CS152 Computer Architecture and Engineering Labs☆27Jun 17, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- WebAssembly specification, reference interpreter, and test suite.☆13Aug 31, 2023Updated 2 years ago
- Lenient parser for Semantic Version numbers in Rust☆14Feb 13, 2023Updated 3 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆32Jan 25, 2026Updated 6 months ago
- ☆45Dec 5, 2025Updated 8 months ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆51Dec 23, 2020Updated 5 years ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- 《汇编语言（第四版）》 - 王爽 - 实验/检查点 | Assembly (4th Edition) - WangShuang - Labs☆28Jun 12, 2021Updated 5 years ago
- mumax3 with sot(spin orbit torque)☆11Mar 3, 2023Updated 3 years ago
- ☆17May 10, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Cortex M0 based SoC☆79Sep 9, 2021Updated 4 years ago
- A python REPL and Editor and console based on Qt.☆14Mar 14, 2026Updated 4 months ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 10 months ago
- ☆17Updated this week
- This repository provide script to do OCR using some basic Deep Learning approach☆10Aug 27, 2020Updated 5 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago